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ABSTRACT 
This report  describes a 49.8 and 423.3 Mc phase locked receiver 
f o r  group and phase path measurement aboard the Pioneer interplanetary 
spacecraft .  A magnetometer aboard the spacecraft  imposes a s t r ingent ,  
low residual magnetic field requirement on the  equipment. The rece iver ' s  
magnetic f i e l d  i s  only 1 gamma gauss) at 3 feet after exposure t o  
a 25 oersted magnetizing field. 
The experiment uses two high power ground based transmitters and 
a 150 foot parabolic antenna to transmit phase modulated s i g n a l s   t o   t h e  
receiver.  Group and phase.@th measurements w i l l  be made as the space- 
c r a f t   t r a v e l s   t o  0.5 AU (7.5 x lolo m )  from earth,  and t h e  r e s u l t s  t e l e -  
metered back t o   e a r t h .  
The  minimum measureable increment of phase path i s  1 wavelength of 
49.8 Mc, corresponding to  an  in tegra ted  e lec t ron  dens i ty  of 3.75 x 10 
electrons/m2 or a volume density of 5 x 10 3 electrons/m 3 a t  0.5 AU. The 
e r r o r   i n  group path i s  2 percent of a wavelength of t he  8.692 kc modu- 
1 4  
l a t i o n  frequency, corresponding t o  an integrat.ed electron density of 
4 x 10l6 electrons/m o r  a volume density of  6 x 10' ele,ctrons/m3 a t  
0.5 AU. 
2 
The receiver  w i l l  maintain phase lock for 10 hours before skipping 
a cyc le  in  the  49.8 Mc channel a t  -130 dbm with 8o0o0x cosmic noise, and 
i n  t h e  423.3 Mc channel a t  -137 dbm with 100°K cosmic noise. These 
levels include the modulation s-idebands which use 0.5 of  the  to t a l  s ig -  
na l  power. The 49.8 Mc channel has a 3 db noise figure and t h e  423.3 Mc 
channel has a 6 to7dbna i se  figure; the  I F  noise bandwidth i s  45 kc. It 
weighs 5.0 l b s  Without antennas and uses less than 1.5 w power. 
This  report  discusses  the receiver  performance and a de ta i led  
block diagram, followed by schematics with a description of their  opera- 
t ion.  Reasons f o r  some of the design decisions are included, as w e l l  as 
a discussion of  the areas f o r  improvement. The calculated and measured 
phase lock loop performance are compared. Low res idua l  magnetism"con- 
struction techniques and other  construct ion detai ls  are included. 
iii 
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I. INTRODUCTION 
This  report  descr ibes  the design and construct ion of  a receiver  
intended for operation as a part  of a space probe experiment. The 
experiment involves the transmission of two modulated, coherent c a r r i e r s  
from the  ground (at approximately 50 Mc and 425 Mc) and the reception of 
these s ignals  by the  r ece ive r  i n  a space probe. From t h e  r e l a t i v e  phase 
of the  rece ived  car r ie rs  and t h e i r  sidebands, it is  .poss ib le  to  deduce 
the  in tegra ted  e lec t ron  dens i ty  between the  ea r th  and the space probe. 
This i s  the  major purpose of t h e  experiment. 
It can be shown t h a t  t h e  phase of a radio wave in passing through 
an ionized medium, w i l l  be advanced by an amount i n  meters 
AP = (40.J/f2) f N ds, where f i s  t h e  wave frequency and the  e lec t ron  
density N i s  integrated along the ray path.  It is  a l s o  t r u e  t h a t  a 
wave packet (which may be described by t h e  peak of a modulation envelope) 
i s  delayed by t h e  same amount, AP meters. The space probe receiver has 
been designed t o  measure t h e   r e l a t i v e  phase of the modulation envelopes 
on t h e  two carr ier  f requencies  and, since the higher frequency i s  rela- 
t ively unaffected by the presence of the ionization, thfs w i l l  provide 
a value for the  integrated electron densi ty .  I n  addition, the rate of 
change of phase of one car r ie r  wi th  respec t  to  the  o ther  w i l l  be mea- 
sured, thus very accurately determining the rate charlge of integrated 
electron density.  The measurements w i l l  be transmitted back t o  e a r t h  
by the space probe telemetry system. 
In the following sections,  the specifications and system parameters 
t o  which the receiver  has  been designed w i l l  be given. This i s  followed 
by a discussion of  the ent i re  system and a more detai led descr ipt ion of  
the individual unit  operation. The report concludes with a discussion 
of possible areas f o r  improvement in  fu ture  rece ivers .  
1 
2. SYSTEM  PARAMETERS AND PERFORMANCE 
While several system parameters such as weight, size, and VHF 
noise figure were determined by a combination of the state of  the art  
and t h e  time ava i l ab le  fo r  development, most were d i c t a t ed  by the  
s c i e n t i f i c  measurements t o  be performed. An introduction to ionospheric 
and interplanetary gas density measurements can be found in  r e fe rences  
1 and 2. Performance of ground based f a c i l i t i e s  of the Stanford Center 
f o r  Radar Astronomy, consisting of VHF and UHF t ransmi t te rs  and a f u l l y  
s teerable  150 foot parabolic antenna, sets the ult imate l i m i t  on s igna l  
s t rength  ava i lab le  to  the  rece iver .  
F i g u r e  2 . l ' i s  a simplified, functional block diagram of the 
receiver.  Radio  frequency,  phase  locked  loops  enable t h e  c a r r i e r  t o  be 
f i l t e r e d   i n  a 10 t o  20 cps noise bandwidth without frequency stability 
problems. This makes measurement of the normalized frequency difference 
between carriers (phase path) possible a t  very low s igna l  leve ls .  Con- 
t e n t s  of t h e  &' counter are telemetered a t  regular  in te rva ls .  Audio 
phase locked loops are used t o  provide narrow bandwidth for t he  modu- 
la t ion frequencies  so  t h a t  group path data w i l l  be avai lable  a t  the  
full range of the space probe telemetry system. 
2.1 - Electron Density Measurements 
Group path measurements 
Total   in tegrated  e lectron  densi ty   error  -4.3 x electrons/m + 2 
(26" phase e r ro r  a t  8.692 kc ) 
M a x i m u m  unambiguous integrated electron 1.7 x lo1' electrons/m 
density 
2 
(8 cycles of 8.692 kc ) 
Phase path measurements 
Rate of change of  integrated electron 26 x 10l2  electrons/m  -sec 
densi ty  error  (1 min sampling in t e rva l )  (21 cycle of M i n  1 min) 
Maximum r a t e  of  change of  integrated f3.2 x 1015 electrons/m  -sec 
electron  density,  without  ambiguity ( h ?  = 8.5 CPS) 
(1 min sampling in t e rva l )  
2 
2 
2 
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Figure 2.1 - Simplified Diagram of the Receiver 
This diagram shows the concept of the phase path and group pa-bh measurements. 
The actual implementation and frequencies are slightly different from those 
shown. 
2.2 - Receiver  Performance  at 0.5 AU (75 x 10 km) 6 
Frequency  of  operation 49.80 Mc 423.30 Mc 
Receiver  operating  point  at 0.5 AU 
Total  signal  power  (carrier  plus -125.7 dbm -134.2 dbm 
modulation)  at  bottom of 8 db 
antenna m f l ;  includes 2.5 db 
fading loss on 49.8 Mc 
N/A (total  noise  total  signal 12.8 db 12.5 db 
power ) in 45 kc IF NBW 
Phase  lock  loop 3 db  bandwidth 211.6 cps 33.2 CPS 
Signal  power  margin  over  threshold 3-5 db 2.0 db 
(defined  as  the  power  which  gives 
1 cycle loss/lO hr) at 0 v  loop 
stress 
2.3 - Communication Link Parameters 
Transmitting  antenna 
Efficiency 
Transmission  line loss 
Polarization 
Receiving  antenna.  Both  have 
nulls of 8 db 
Transmission  line loss 
Polarization 
Transmitter 
Power 
Modulation 
Fraction  of  power  in  carrier 
Maximum  range  desired 
l5O  ft.  dia  paraboloid 
50 percent 
1.0 db 
Circular 
Quarter  wave Half  wave 
monopole dipole 
0 db 0.78 db 
Approximately  linear 
86.0 dbm 74.8 dbm 
(400 kw) (30 kw) 
Phase  modulation 
0.5 
0.5 AU (75 x 10 6 km) 
2.4 - Receiver  Performance 1 
Receiver  system  noise temperature, 8300~~ 15000~ 
referred  to  antenna  terminals; 
including  cosmic  noise,  trans- 
mission  line loss, and  image  res- 
&?, ponse 
Cosmic  noise temperature 8000'~ 100°K 
See  Appendix A for  calculations  of  receiver  performance  and  expected 
signal  levels. 
4 
49.80 Mc 
Receiver  noise  temperature  alone, 300'K 
including Lmage response (3 db NF) 
Input impedance 50 ohms 
IF noise bandwidth 45 kc 
Receiver threshold  sensit ivity -129.2 dbm -136.2 dbm 
(defined as the  power which gives 
loss of 1 cycle/lO hr). This i s  
t o t a l  power (carrier plus side 
bands ) 
Condttions: System noise temperature 
is  8 3 0 0 ~ ~  a t  49.8 Mc; l5OO'K a t  
423.3 Mc. Modulation sidebands  use 
0.5 of the  power.  Magnitude of loop 
stress < 0.1 v a t  the  VCO input. 
Additional signal power required 
t o  maintain threshold because of 
loop s t ress  of magnitude: 
0.5 v a t  VCO input 
1.0 v a t  VCO input 
Threshold level parameters 
Iaop noise baniwidth, B 
Loop error  3 db bandwidth 
Loop 3 db bandwidth 
Noise t o   s i g n a l   r a t i o   i n  IF 
noise bandwidkh (45 kc) 
Carrier amplitude, a t  amplitude 
phase detector output, relative 
t o  5 v supply; with o r  without 
modulation 
L 
Strong signal parameters 
Loop err@=. 3 db bandwidth 
with modulation 
without modulation 
Loop 3 db bandwidth 
with modulation 
without modulation 
Carrier amplitude, a t  amplitude 
phase detector output, relative 
t o  5 v supply: 
with modulation 
without modulation 
0.5 db 1.5 db 
2.3 db 3.3 db 
24.8 cps 50 CPS 
9.0 cps 17.5 CPS 
16.0 CPS 31.3 CPS 
16.5 db 14.5 db 
-0.14 v -0.175 v 
74 CPS 
106 CPS 
80 CPS 
111 cps 
160 CPS 
230 CPS 
180 CPS 
250 CPS 
-1.5 v 
-1.06 v 
5 
49.80 Mc 
In t e r f e rence   l eve l  from other  -87.5 db 
channel, for  equal  input  leve ls  
2.5 - Receiver OutDuts 
2.3.1 - Group path measurement 
Modulation Frequency 
Error of modulation phase 
measurement a t  r ece ive r  t h re sho ld  
Receiver alone, without use of 
ca l ib ra t ion  command (mean e r r o r  ) 
Receiver alone, with use of 
ca l ib ra t ion  command (mean e r r o r )  
Transmitter and receiver,  together 
with use of calibration command 
(mean e r r o r  ) 
Rms var i a t ion  
Hold-in range a t  t h r e s h o l d  ( e r r o r  
increases with modulation phase lock 
loop  s t r e s s )  
Output voltage (423.3 Mc channel i s  
reference  phase).  See  Figure  2.2 
423.30 Mc 
-47.5 db 
7.192 o r  8.192  kc + - 2  cps 
+ - 6" 
-r 3" 
2 6" 
1.6" 
- 50 CPS + 
Linear from 0.20 t o  2.80 v f o r  -43" (317") t o  
Linear from 2.80 t o  0.20 v f o r  137" t o  317" 
Output  impedance 1 kc 
Output current  (posi t ive current  
flowing out of the output) 
-50 t o  +10 pa 
The 16.834 kc clock pulse i s  used by t h i s   c i r c u i t .  
The rounded corners of t he  t r i angu la r  shaped output, Figure 2.2, 
are caused by noise. The averaging circuit used cannot average the 
output at the corners.  
2.5.2 - Carrier  amplitude  and  loop ~ _ _ ~ ~ ~  s t r e s s  subcommutator ~ output 
The carrier amplitude (amplitude phase detector output) and loop 
s t r e s s  a r e  subcommutated a l te rna te ly .  A f l i p  f l o p  alternates with each 
s c i e n t i f i c  subcom pulse.  In the binary zero state, the carr ier  ampli-  
tude i s  connected t o  t h e  subcommutator output. I n  the binary one s t a t e ,  
137" 
6 
r 
Figure 2.2 - Volts Output vs. Phase Input of t h e  Modulation 
Phase Comparator 
The output i s  shown for  s t rong s ignal ,  s ignal  levels  corresponding to  
operation a t  0.5 AU (Section 2.2), and threshold signals (Section 2.4). 
The reference phase is the 423.3 Me channel a t  the receiver input. 
the  loop  stress is  connected. The r e se t  s igna l  resets t h e  f l i p  f l o p  t o  
the binary zero s ta te .  It begins with the engineering subframe pulse and 
ends one b i t  time la ter  wi th  the  next  sh i f t  pulse. The 423.3 Mc channel 
information i s  connected t o  one output l ine,  and t h e  49.8 Mc information 
i s  connected t o  another. 
Output l eve l s  are with the Thevenin equivalent of the load connec- 
t e d  (4.75 v, 465 k). 
Output  impedance I l k  
Carrier amplitude  ou put 0.2 t o  3 v 
no s igna l  (minimum) 0.2 v 
strong  signal,  no modulation ( m a x i m u m )  2.83 v 
strong  signal, with modulation 1.85 v 
threshold signal,  with o r  without 
modulation 
423.3 Mc channel 0.430 v 
49.8 Mc channel 0.375 v 
Carrier  amplitude 3 db bandwidth 0.3 CPS 
Ibop stress output 0.2 t o  3 v 
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Zero loop stress (zero loop stress 
i s  the  loop  stress output for no 
BY s igna l   input  ) 
Loop stress sca l e  f ac to r  
423.3 Mc channel 
49.8 Mc channel 
1.6 v (nominally) 
-11 ke/v 
0.63 kc/v 
2*5.3 - Phase path measurement 
Af phase  det ctor 3 db  bandwidth 80 CPS 
Af colmt.er capacity 1024 counts 
(10 b i t s )  
0ut.p;zt - The contents of the 10 b i t  Af counter  a re  t ransfer red  to  the  
s e r i a l  s h i f t  r e g i s t e r  w i t h  a l t e r n a t e  frame rate pulses;  the counter i s  
not reset. A f l i p  f l o p  a l t e r n a t e s  w i t h  each frame pulse. Transition t o  
binary zero causes the contents of the  counter  to  be t r a n s f e r r e d  t o  the 
sh i f t  r eg i s t e r .  The r e se t  signal (discussed in  Sect ion 2.5.2)  resets  
t h i s  f l i p  f lop  to  b ina ry  ze ro .  
When .the word gate  i s  on, the output  i s  sh i f t ed  out. synchronously 
with each shift pulse. Binary zeros are en te red  se r i a l ly  in to  the  shift. 
r eg i s t e r  as the information i s  shif ted out .  Thus, only binary zeros ape 
shif ted out  after t h e  f irst  10 b i t s  of information have been shifted out? 
2 5.4 - Format D output. Sample and Hold 
The carrier amplitude of each channel i s  subcommutated by a sample 
and hold  c i rcu i t .  The two channels are sampled alternately with each 
word pulse, and t-hat sampled value i s  he ld  unt i l  the  next  word pulse. A 
f l i p  f l o p  a l t e r n a t e s  s t a t e  w i t h  each word pulse .  Transi t ion to  binary 
one causes the 49.8 Mc channel t o  be sampled. The reset  signal (discussed 
in Section 2.5.2) resets t h e   f l i p  f l o p  t o  binary zero, without causing a 
sample t o  occur. 
Carrier  amplitude 3 db bandwidth 10 cps 
8 
Output leve l   wi th  Thevenin equivalent 
of load connected t o  output (4.75 v, 
465 k) 
NO s igna l  (minimum) 0.2 v 
Strong  signal, no modulation 2.92 v 
( m a x i m u m )  
Output  impedance 11 k 
Sample duration 0.5 m s  
Drift f o r  1 sec hold time < 2 percent of fu l l  
sca le  (.06 v )  
Time t o  reach   f ina l   l eve l ,   inthe  < 100 pi
posit ive going direction 
Time t o  r each   f i na l   l eve l ,   i nthe  < 300 PS 
negative going direction 
Sun Pulse - The sun pulse occurs once each spacecraft  revolution 
(approximately 1 rps).  With t h e  b i t  rate 512 l e v e l  on, t h e  sun pulse 
causes the sample and hold output to be 0.2 v f o r  30 ms, o r  s l i g h t l y  
more than 2 word times a t  the  512 bps rate. The sun pulse has no effect 
w i t h  t h e  b i t  r a t e  512 l eve l  o f f .  
2.6 - Specifications on the s ignals  received from and sen t  t o  the  spacec ra f t  
These s i g n a l s  a r e  l i s t e d  i n  Table 2.1. Further information about the 
spacecraft  data system i s  i n  Appendix B. 
2.7 - General 
Power (constant power load)  
Voltage (primary power i s  isolated 
from ground) 
Size 
< 1.50 w 
20 t o  35 v 
h x w x d  
6.75 x 6.0 x 6.0 i n  
depth requires approximately one 
addi t ional  inch for  mounting feet 
and connectors 
Weight (without  antennas) 5.0 l b s  
Temperature, operating 
storage 
9 
-15" t o  +6ooc 
-45" t o  +85"c 
P 
0 
Table 2.1 - Signals  Received  from  and  Sent  to  the  Spacecraft  Data  System 
I NO-LOAOCHARACTERlSTlCSANOTOLERANCES I IMPEDANCE, OHMS 
I 1 
IOMENCLATURE  SIG A   DESCRIPTION MICROSECONDS MICROSECONOS 
DURATION, RISE TIME (at  generator  output), 
ON (50"/.-50"/J ( 10%-9 0s 
11 12 Main-Fralae  A  pulse  atbeginning of each frame. 
Rate Pulse 
Instrument  Sub- A pulse every 16 frames 
Frame rate o d s e  I I 11 12 
_____ 
Engineerlng Sub- A pulse every 64 frames. 
frame rate  pulse 11 t2 
16.384 kc clock A pulse lrain witha 16.384 kc repelillon rate. 
Word Rate pulse A pulse generated during lk 1.51 b i t  period of each 
11 e 2  
word  gale. 
word. Word rate pulse delayed 122 r10 ps from 11 +2  
Bit shift pulse Pulses generated at the bit rate in groups of 6 pdses 
folloried by a missing pulse. Parity is inserted ~n 
7th  pulse  position. 
11 32 
16 cps  clock  A  pulse  train  with  a 16 cps  repelltion  rate. 11 *2  
FALL   T IME (a1 generalor output), 
MICROSECONDS, 
(90%-10%) 
I I INSTRUMENT 
I L3.3K 
No OC potential  shall 
5 1  5 1  
Iinebyinslrument. 
be iniroduced on 
Capacitive load I I <3000f. 
0 * 1  1033.5 5 1  
As above <5 '1 Oil 10 *3.5 I 1  
As above <5 <1 
0 * 1   2 + 1 . 0   5 1  As above <5 5 1  -0.5 
0 * 1   1 0 t 3 . 5   5 1  A5 above < 5   5 1  
0 * 1  10  t3.5 5 1  As above <5 I 1  
0 *l 10.3.5 5 1  As above <5 I 1  
Word Gate Gate to eacll  instrument lo  indicate  lime of readlng B i t  rate and 
0111 dlgital data to  OTU. Separate line formam < 1000 c 50 
dependent frame and sub-frame digital  words. 
Fa l l  Time Conslant Rise Time Constant 
word fornlat 0 * 1  9 r: 220 K from interface C5 to ground. Capacitive 
load <300 pf. 
OTU  Ooeralional I Colltilluous  states  Indlcatina  ooerational conditions I I I I I I I > n o  Y :.. __.:._ 
Status 
- .  
01 the OTU as follows: 
Bit  Rates - 512,  256. 64, 16, 8 
Formats - A ,  8, C, 0 face to ground. 
Storage - 0 u t y  cycle, telemetry 
Separale  line  required  for  each sbgnal. 
Capacitive load 
i _ . v  R 111 Yrlr , .  
;; *1 Ouratloll of Rise Tiwe Constant Fa l l  Tilne Constant 2100 K from inter- conditloll < 3000 < 10 
Pulse upon recelpl of a ground command, 
Separate line  for  each command. ' < 1  10 9 2  0 -1 10  *2 
l . 3-15 1 < lo00 '1000 I I I I ." .I 
Sun Pulse  A  single pdse  per spacecraft  revolution. 10.5 
12 
0 *1 12.5*6 5 1  5 1  
No OC potential  shall 
< l o  ' line  by  inslrulnenl. 
<>.> K 
~ 
Capacitive load 
be introduced on 
<300 pf.  
synchronized to  within l o@ of  bit 0 *1 10 =1 
shifl pulse. A pulse shall indicate one and no pulse .a 
3.9 K 3.9 K shall indicate zero. 
3  -13 Across Across 5 1  
analog voltage. One hne required for 
' 
- N?r:l- Current to  I 51000 for *1 instrument ' Duratioll of 
word gate each  word, 0 10+3 
- 
525pamp. 
conversion 
lnstrment 
operational  status, mnstrumenls. Bi-level  stales Sep rate lndiclting  line  operational  required for conditlons  each  signal, of y; lo +1 Ouratiou of  condillon - - 47 K 5100 K 
NOTE: The capacitive load results from s i c  wr ing  
(Max. 10 ft  at 30 p f / f ~ . )  
Vibration 
Sinusoidal, swept once through each range a t  2 octaves/min, 
i n  each of 3 orthogonal axes 
Frequency Test Duration, Acceleration 
Range, cps min. g, 0 t o  peak 
10 - 50 1.25 7.5 
50 - 100 *5  30 
100 - 250 .625 20 
250 - 500 -5  7.5 
500 - 2000 1.0 21 
Gaussian random vibration i s  applied with the "G-peaks'' clipped 
a t  three times the  rms acceleration specified in the schedule. 
Vibration i s  appl ied   in  each of 3 orthogonal axes. 
Frequency Test Duration, Power spectral  Acceleration 
Range, cps min. density, g2/cps g - rms 
20 - 2000 4 each axis 0.7 u. 8 
2.8 - Word Assignment f o r  Instrument Outputs 
N counter output (digital output) 
Line Ea. Format A, word 13 ; Format B, word 29. 
The 10 b i t  digital  output i s  the contents of a 10 b i t  counter 
which coupts the cycles difference between the 49.8 Mc car r ie r  and - of 
the 423.3 Mc carrier.  To obtain the difference in frequency (Af), the 
difference between successive 10 bit  outputs i s  divided by the  sampling 
interval. The counter i s  not reset by the sampling. 
2 
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Figure 2.3 shows how the  10 b i t  word i s  read out on successive 
frames. This alternating read-out i s  continued i n  consecutive frames. 
Frame 1 i n  Figure 2.3 i s  read out i n   t h e  first frame following the  
engineering subframe pulse. 
Figure 2.3 - Binary Digit Designation 
The number i n   t h e  upper l e f t  hand corner of each box i s  t h e   b i t  sequence 
number.  The  number in  the  cen te r  of each box i s  the  weight of a binary 
one in  that  posi t ion.  The last two 0 ' s  are always binary zeros. 
11 
I 
-1 
Modulation phase 
Line Eb. Format E ( s c i e n t i f i c  subcom), words 7 and 13. 
This analog voltage is  t h e  r e l a t i v e  phase of t h e  same modulation 
on t h e  two car r ie rs  of  49.8 and 423.3 Mc. The modulation frequency can 
be  7.692 or 8.692  kc. The output ranges from 0.2 t o  2.8 v. Figure 2.2 
shows a calibration curve. 
49.8 Mc channel carrier amplitude and loop  s t ress  
Line Ec. Format E ( s c i e n t i f i c  subcom), word 2. 
This analog voltage i s  al ternately the carr ier  ampli tude and the 
loop stress. The carrier amplitude i s  t h e  f i rs t  of  the two quant i t ies  
t o  be read out  af ter  the engineer ing subframe pulse. A c a r r i e r  ampli- 
tude of 0.2 v represents no RF signal, and 2.85 v represents strong 
s ignal  with no modulation. A loop stress s igna l  of about 1.6 v repre- 
sents zero loop stress. 
I 
423.3 Mc channel carrier amplitude and loop stress 
Line Ed. Format E ( s c i e n t i f i c  subcom), word 11. 
This i s  t h e  same as f o r  t h e  49.8 Mc channel. 
Format D output. Carrier amplitude  of  the 49.8 and  423.3 Mc channels ~ 
Line Ee. Format D, words 4 through 16, and words 20 through 32. 
This analog voltage i s  the carr ier  ampli tude of  the 49.8 and t h e  
423.3 Mc channels, alternately. Words 4 and  20 a r e  t h e  49.8 Mc channel. 
An output of 0.2 v represents no signal, and 2.92 v represents  s t rong 
s ignal  with no modulation. A t  512 bps, t h e  sun pulse causes the output 
t o  be 0 0 2  v f o r  a duration of two word times, occuring asynchronously 
with the format. 
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The block diagram, F i g z e  3.1, page 21, shows the.whole receiver system. 
3..1"- Dual channel phase locked receiver 
The RF inputs are 423.3 Mc and 49.8 Mc and are phase modulated. 
The outputs of the phase locked receiver which. w i l l  provide scient i f ic  
information are: 
1. The Af,  which i s  the normalized frequency difference between 
2 t h e   c a r r i e r s  (Af - f423031). 
2.  The demodulated modulation from the loop phase detectors.  
3. The carrier amplitude (the output of the amplitude phase 
detector) ,  which i s  propor t iona l  to  the  s igna l  tc! m i s e  r a t i o ,  
when the  l imi t e r s  a r e  l imi t ing  on noise. 
Addit ional  outputs  are  the loop s t ress  which, together with the 
carrier amplitude, are used t o  monitor the operation of the receiver .  
3.1.1 - 423.3 Mc phase locked receiver 
The 423.3 Mc channel i s  a coherent phase lock loop. The VCO-1 i s  
controlled by the output of the loop phase detector;  and the loop ampli- 
f i e r ,  which includes the control network. 
The basrc frequency in the receiver i s  24.9 Mc. The input a t  
423.3 Mc is 17 x 24.9 Mc. The loca l  osc i l la tor  f req lency  of t,h.e f i r s t  
mixer i s  448.8 Mc = 18 x 24.9 Mc. The f i r s t  TF i s  2b09 Mc. Th.e second 
IF Fs operating a t  an arbi t rar i ly  chosen,?  Mc, instead of some ha.monic 
of 24.9 Mc. The r eason  fo r  t h i s  i s  to avoid producing 24.9 Me o r  it.s 
h.amonics a t  high levels ,  in  order  to  keep these harmonics from leaking 
inta  the inputs  of  the receiver  or t he  first IF, where they could cause 
self lock. 
'The 423.3 Mc phase lock loop i s  coherent., d.espite the use of the 
7 Mc second IF and the 7 Mc reference osci. l lator.  The phase lock loop 
i s  coherent with the difference between t h e  VCO-1 and the reference 
osci l la tor  f requencies:  31.9 - 7.0 = 24.9 Mc. 
The t h i r d  harmonics of t h e  VCO and reference osei l la tor  are  gene- 
rated before mtxing to prevent undesired harmonics of '24.9 Mc, especial ly  
t h e  first and  second,  from being  produced. The 74.7 Mc t h i r d  mixer 
output i s  mult ipl ied by 6 t o  obta in  the  first mixer l o c a l   o s c i l l a t o r  
frequency. 
3.1.2 - 49.8 Mc phase locked receiver 
The 49.8 Mc channel i s  phase locked, but not coherent. Like the 
423.3 Mc channel, t h e  VCO-2 i s  control led by the output of the loop 
phase de tec tor  for  the  49.8 Mc channel through the loop amplifier, which 
includes the control  network. 
The local  osci l la tor  f requency (74.7 Mc) f o r  t h e  f i rs t  mixer i s  
derived from the  423.3 Mc channel. Hence, t h e  first m i x e r  local oscil1ai;or 
frequency is  coherent with the 423.3 Mc c a r r i e r  and not with the 49.8 Mc 
ca r r i e r .  The 74.7 Mc local  osci l la tor  could have been generated sepai-af,ely 
for t h e  49.8 Mc channel, but instead, it is derived from the  423.5 Mc 
channel  receiver  to  avoid dupl icat ion of  c i rcui t ry .  
3.1.3 - Function of Darts of  the receiver  
Af  comparison 
The output frequency of the Af phase detector i s  the  same as t h e  
difference frequency between the normalized carrier frequencies,  
An increment of frequency has been added t o  each 
frequency sou-rce i n   t h e  two channel  receiver  in  the block diagram, 
Figare 3.1. Each VCO must ad jus t  i t s  frequency increment, AVCO-1 or 
AVCO-2> unt i l  the  output  of i t s  corresponding loop phase detector i s  
zero cps. The output of the M phase detector i s  then the difference 
frequency between the normalized carrier frequencies.  
R a s e  of the modulation out of the loop phase detector 
~~ ~~ ~ ." - . -~ ~ ~ 
A t  the output of the loop phase detector of the 423.3 Mc channel, 
Figure 3.1, t h e  AVCO-1 must change i n   t h e  same d i rec t ion  as the input ,  
&23. A t  the output of the 49.8 Mc channel, t h e  AVCO-2 must  change i n  
the opposi te  direct ion to  the input ,  A49.8. To obta in  th i s  oppos i te  
polarity of AVCO frequency, the loop phase detector for the 49.8 Mc 
channel must operate on the opposite slope of i t s  de tec t ion  charac te r i s t ic  
1 4  
curve than the 423.3 Mc channel loop phase detector. This opposite slope 
causes output of the two loop phase detectors t 2  be of opposite polarity 
when t h e  FU? c a r r i e r s  are of t h e  same relative modulation phase. 
Amplitude phase detector  
The carrier amplitude (amplitude detector phase output) i s  detected 
with a 90" phase shif ted reference s ignal .  The phase lock loop holds the 
Gutput of the loop phase detector near zero volts.  This occurs when t h e  
reference s ignal  i s  i n  quadrature with the input signal. Hence, t h e  90" 
phase sh i f ted  re ference  s igna l  i s  i n  phase with the signal in the ampli- 
tude phase detector. 
Thus, the output of the amplitude phase detector i s  propor t iona l  to  
the amplitude of the phase locked signal a t  i t s  input. This amplitude 
i s  p ropor t iona l  t o  the  s igna l  t o  no i se  r a t io  in  the  IF noise bandwidth, 
when the  limiters i n  t h e  I F  a re  l imi t ing  on noise. See Appendix A (page A-10)  
fo r  the  equat ion  for  A, a more exact expression for the amplitude. 
Crystal  f i l t e r  i n   t h e  first IF 
The first IF c r y s t a l  filter has a noise bandwidth  of 45 kc.,  The two 
c r y s t a l   f i l t e r s   i n  one dual receiver are phase matched within 2' of each 
cther aver  the  middle 21 kc of the passband, and are phase symmetric about 
the center of the passband within 20°. The amplitude i s  f l a t  t o  w i t h i n  
0.25 d.b over  the center  21  kc passband- Al t h i s  a c c E a c y  is  ?;o insurz 
t h a t  tb.e phase of the modulation w i l l  be affected equal ly  by both channels. 
3.1.4 - IF Switch 
The I F  switch is  used to  e s t ab l i sh  the  ou tpu t  of the modulation 
phase detector for zero modulation phase shift a t  t he  inpu t s  t o  the  
receiver.  Once t h i s  z e r o  phase  point i s  established,  the  modulation 
phase detector output vs. modulation phase can be calibraked by changing 
th.e  modulation  phase at the  t r ansmi t t e r s .  L i t t l e  e r ro r  i s  expected, but; 
t h i s  w i l l  serve as a check. 
The IF switch, upon a ca l ib ra t e  command, disconnects the 49.8 Mc 
channel I F  s igna l  from t h e  f irst  mixes. It connects both first IF inputs 
I 
%3 t h e  sage signal ,  the  output  of t h e  423 3 Mc first mixer. An i n t e r n a l  
r a s e t  s i g m l  switches the IF  switch back t o  normal operation. When t h e  
in.put s i g c n l  t o  bot5 channels i s  t h e  same, the re  i s  zero modulation phase 
s h i f t .  T H s  dtxs not compare %he modulation phase s h i f t  i n  t h e  RF and 
first, m h e r  stages, but, s ince  the  f irst  mixer stages have a bandwidth of 
2 tx 3 Mc and the RF stages a re  even wider9 they contribute l i t t l e  t o   t h e  
mxertairky  in  the  modulation  phase measurement ., 
3 0 2  - Modulation ph.ase comparator 
The nodulation 2hase comparator, Figure 3.1, measuresth relative 
ph.ase of the detected modulation from t h e  two channels of tk.e receiv3r and 
provides h. dc cutput p 'rqmrtional t o  t h e  r e l a t i v e  phase. ??!.e phase com- 
parator can messwe tb.e phase of sigcals a t  e i t h e r  7.692 G r  8,692 kc. 
The two frequencfes alLow ambTguities up t3  7 cr 8 cycles of Thase shift,  
t o  Se resaived. The output i s  0.2 v f o r  -43" (317"),, increas ing  l inear ly  
t o   2 0 8  v f o r  13ToJ and then  decreas ing  l inear ly  to  Oo2 v f o r  31-7". 
E . J w ~ v z ~ ,  the mrJdulation phase sh i f t  ou t  of the  rece iver  i s  180" when t h e  
.Tn,-;lts to the  rece iver  have Oo modulation phase shift, as explained und.er 
l r .  Rase L:f the modulation out of the loop phase detector" (Section. 
3.l .  3 ) 0  Therefore, the modu.la$ion phase comparator output s'nif5.s 180" 
for modulation a t  the  receliver input ,  to  give 0.2 v f o r  137" and 2.8 v 
. f m  31.7". This triangular shaped output was used irtskead cf a l in f?ar  
JcxtFQt f o r  a 362" range in  o rde r  t o  ob ta in  an  e r ro r  L > f  l e s s .  t kan  1 percen': 
'Jf 1 cye1e9 even though the spacecraf t  A-D converter qcantizes to only 
64 levels 
A brsa.ri bandpass f i l t e r  c e n t e r e d  . m  8 kc precedes the mixer. The 
r'ii.t.erzd s igna l  (7.692 o r  8,692 kc) i s  mixed with 8.192 kc; the ouC,put 
i s  ?GO eps, The 8.192 kc is  700 cps  above the input frequen.cy for t'ne 
7.692 kc input, and 500 eps below f o r  t h e  8.692 kc input. Hence, t he  
phase meter i s  s e n s i t i v e  t o  e i t h e r  of t he  two frequencies without switch- 
ing ., 
Tke 500 cps signal i s  f i l t e r e d  ar,d amplified, and f e d  t o  t h e  phase 
deC,ect.cJr of  a pha,c.e lock Icop. The output of t he  phase detec%or gaes 
t k c u g h  a control  x twor i r  and a dc amplif ier  ta a 1 kc X@. The Tic3 
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output i s  divided by 2 t o  provide a symmetrical 500 cps  s igna l  for  the  
phase detector, and f a r  phase comparison witk %he other channel. 
. The second  channel i s  iden t i ca l  t o  t h e  first.  The 16.384 kc 
pulses from the spacecraf t  are crystal  contrcl led,  al;d a r e  expanded in to  
t h e  8.19 kc square wave by an  a l te rna5ing  f l ip  f lop .  This  f l ip  f lop  
output i s  used f o r   t h e  mkers. 
The symmetrical 500 cps signal, from t h e  phase locked f l i p   f l o p  
from each channel, i s  cross cor re l a t ed  in  the  phase detector which i s  a 
d i g i t a l  NAND gate.. The phase detector out-put i s  f i l t e r e d  t o  e l i m i n a t e  
t h e  500 cps compnent and t o  provide additional f i l tering for the phase 
measurement. 
3.3 - Arlalog ~ gates  and gate   selector  
The analog gates sLbcommutate th.e carrier amplitude and loop  s t ress  
onto an output line for each channel. There are two iden t i ca l  sub- 
commutation channels. Only the  k2303 Me channel w i l l  be discussed. The 
loop stw ss voltage ranges from 3 t o  7 'v; t h i s  i s  txans fe r r ed  to  3 +,c 
0.2 v respect ively and comected t o   t h e  out,pct via  the electronic  switch.  
The carrier amplitude ranges from 5 to 303' v which is t r a n s f e r r e d   t o  
0.2 t o  2.85 v respect..ively  and a l t e rna te ly  cor,nected t.o t h e  same cwt- 
put as the loop stress via another electrcmie switch.  
The two electronic switch.es u e  sciected a1terrra.tel.y by a f l i p  
flcip,  which  changes state with the scient i f ic  subc.m 'pulse. This f l i p  
f l o p  is  synchronized t.o the spacecraft; subcomGt,ation system via the 
reset s ignal   (see  Sect ion f o r  t h e  sorrr_e c.P the   reset   s igr ;a l ) .  
304 - Counter r e g i s t e r  
The counter  regis ter  acmmulaC,es the  .number of cycles of Af', and 
sh i f t s  t he  coun t  ou t  pe r iod ica l ly  in  se r i a l  form under spacecraft con- 
t r o l .  !Fhe Af phase detector output has a frequency response from 0 t o  
8 G  cps, with the low pass f i l t e r  of the counter r9gister connected. 
Normally, Af w i l l  be biased to  about  5 cps, t o  ensihle dei:ect.iol; of posi- 
t i v e  and negative excursLons of A f o  The  SchmikL t r i g g e r  and folLowing 
amplifier shape the sinusoidal-l ike Af phaae detector  Tutput. t o  drive 
the  inpa t  of  the  10 bit  bicary counter .  
The 10 b i t s  of the counter  w i l l  not f i t  i n t o  one 6 b i t  spacecraf t  
word. Thereforeg part of it must be s e n t  i n  one word, and t h e  rest i n  
the next word. The contents of the counter are non-destructively shifted 
i n  parallel i n t o   t h e  10 b i t  serial s h i f t   r e g i s t e r  once every two words. 
We have one word per frame. The frame rate pulse occurs a t  the beginning 
of each fra-me, and i s  divided by two i n  a f l i p  f lop .  T rans i t i on  of t h i s  
f l i p   f l o p   t o   t h e   z e r o  state +,ransfem the contents of the  counter  to  the  
sh i f t  r eg i s t e r .  
The time t o  s h i f t  o u t  o f  t h e  serial  s h i f t  r e g i s t e r  i s  defined by 
t h e  word ga te  from the spacecraf t .  Shif t  pulses  are  always present. 
The word gate  selects  the group of 6 sh i f t  pu lses  in  an  AND gate. These 
pulses are ampl i f ied  and  dr ive  the  ser ia l  sh i f t  reg is te r  and i t s  output 
pulse amplifier. There is an output pulse for binary one  and no pulse 
for binary zero.  The first word ou t  o f  t he  sh i f t  r eg i s t e r  i s  t h e  6 
highes t  o rder  b i t s ,  h ighes t  o rder  b i t  first. The second word is  t h e  4 
lowest order b i t s ,  h ighes t  o rder  b i t  first,  followed by two binary zeros. 
A reset  pulse  i s  i n i t i a t e d  by the engineering frame pulse from t h e  
spacecraft (occuring once every 64 frame pulses)  and terminated one b i t  
time l a t e r  by the  next  b i t  pu lse .  The r e s e t  i s  used t o  synchronize the 
order of the words out of the shift regis ter  with spacecraf t  te lemetry 
format. The reset pulse i s  also used for telemetry format synchroni- 
za t ion  in  the  sample and hold c i r cu i t ,  and in  the  ana log  gaxes and gate 
selector .  
3.5 - Sample and hold 
The sample and hold circui t ,  Figure 3.1, samples t h e  c a r r i e r  
amplitude alternately from t h e  423.3 Mc channel and the 49.8 Mc channel. 
The "hold" function i s  necessary because the conversLon rate of t h e  
spacecraft  6 b i t  A-D converter can be as slow as 8 bps. The c i r c u i t  i s  
used t o  measure the  car r ie r  ampl i tude  (ac tua l ly ,  s igna l  to  noise  ra t io)  
versus spacecraf t  ro ta t ion  for  one rotation of the spacecraft  (approxi- 
mately 1 second). It i s  also used to  obtain the instantaneous carr ier  
amplitude versus time f o r  a,measurement involving occultation by t h e  
moon. 
Each carr ier   ampli tude  s ignal  i s  f i l t e r e d  by a cps low pass 
f i l ter .  Each f i l ter  outpat i s  comected to  an electronic  switch.  
Ei ther  one switch or the  o ther  i s  turned on f o r  0.5 msec during which 
time the s torage capaci tor  i s  charged t o   t h e  same value as the input .  
This value i s  he ld  un t i l  t he  a l t e rna te  swi t ch  is  turned on. The low 
input current hold amplifier,  with a gain of one, follows the storage 
capacitor. A l eve l  t r ans fe r  c i r cu i t  sh i f t s  t he  ampl i f i e r ' s  ou tpu t  
voltage from a 5 v base l ine,  going negative to 3.5 v, t a   a n  0.2 v base 
line, going positive tcj 3 v. This  leve l  t ransfer  c i rcu i t  has  a gain of 
about two. 
The switches are operated by t h e  NANDing o f  a f l i p   f l o p  outpEt, 
which determines which switch w i l l  be operated; and a one shot output, 
which determines the 0.5 msec sample timeo The word rate pulse  tz iggers  
t he  one shot and changes the state of t h e  f l i p  f l o p .  The reset input t o  
the  f l ip  f lop  main ta ins  synchroniza t ion  wi th  the  spacecraf t  t e lemet ry  
format. 
The sun pulse occurs once each spacecraft; rotation,, and defines the 
amplar posi t ion of the spacecraf t .  The 30 msec one shot,  tr iggered by 
t h e  sun pulse, i s  two words long at the  512 bps rate. Hence, t h e  clamp 
w i l l  clamp the  output  to  zero  f c r - a t  leas+, one whole wordp markfng t h e  
angular posit ion of the spacecraft .  The sun 2ulse f s  ANDed with the 
512 bps st,ate so t h a t  a t  other  b i t  rates, t,he sun pul,se clamp w i l l  be 
inoperative, 
3.6 - Power Convert.er 
The pwer  converter, Figme 3.1, converts the nomi.nally 28 v input 
t o  the  supp ly  wl t ages  r equ i r ed  by t h e  system:  12, 5, 2.5  and -3 v. The 
28 v input is e1ectr ical l .y  isolated from graund and from the octput  
s u p p l i e s   i n   o r d e r   t o   e l i m i n a t e   t h e  magnetic f i e l d  due t o  ground currents.  
The blocking osci l la tor  power converter i s  a constant powe~ type, over 
a supplied input voltage range of 24 to 3.3 -IT., The cirtput voltage change 
of  the blocking osci l la tor  pr . t l .on of  the converter  i s  about 100 mv f o r  
a 9 v change in  in2ut .  This  vol tage change i s  sufficient, ly law for t h e  
2.5 and -3 v supplies. A pos t  regula tor  for  the  12  and 5 v supplies 
gives an output voltage change of(O.5 mv f o r   t h e  9 v change in  inpu t .  
The 28 v input passes first through a high frequency f i l t e r  ( for  
blocking oscil lator frequencies greater than 1 Mc), and t h e n   t o   a n   a c t i v e  
current limiter. The t u r n  on and other  t ransient  current  surges  are  
limited to less than  250 m a  by the  cur ren t  l imi te r .  A low pass f i l t e r  
pFovides instantaneous peak power t o  the blocking osci l la tor  and keeps 
the  b locking  osc i l la tor  t rans ien ts  from the 28 v supply. 
The blocking osci l la tor  port ion of the converter i s  controlled by 
a feedback loop. The output voltage i s  compared with a zener reference; 
the  d i f fe rence  i s  amplified and used t o  control  the blocking osci l la tor  
base current 
The converter transformer provides 2.5 v and -3 v for  d i rec t  use ,  
and. 1303 v f o r  t h e  post regulator.  "he post regulator for the 12 v eom- 
pares the 12 v with a zenerg and the difference i s  amplified and applied 
t o  t h e  series regulator.  An additional input from t h e  13.3 v supply 
in to  the  summing point  fur ther  reduces the effect  of  input  t ransients .  
The fs v i s  dropped from t h e  12 'v through a zener diode. 
A more complete description of the blocking oscil lator converter 
(without the current l imiter or ser ies  regulator)  can be found i n  
F.ef erenee 3 a 
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4. CIRCUIT DESCRIPTION AND SPEClFICATION FOR EACH SUBASSEMBLY 
This sect ion contains  the specif icat ions and c i r cu i t  desc r ip t ion  
of  each  subassembly.  Schematics, p i c t o r i a l  diagrams  and  photographs  of 
the  var ious  uni t s  are located a t  t h e  end of the section beginning on 
page 57. 
Figures 4.2, 4.3, 4.4, and 4.5 are photographs which show t h e  
location of subassemblies in the receiver. Table 4.1 l ists  pin connec- 
t i o n s  f o r  a l l  external connectors. The frame A wiring diagram is  
Figure 4.6 and frame B wiring diagram i s  Figure 4.7. 
The radio frequency modules were designed and constructed a t  TFiW 
Space Technology Laboratories (STL) and are  descr ibed in  Sect ions 4 .1  
through 4.6. The overall  receiver design and t h e  data processing and 
support subassemblies were designed and constructed a t  Stanford Research 
I n s t i t u t e  (SRI).  These  subassemblies are descr ibed in  Sect ions 4.7 
through 4.13. 
4.1 - Front End 
Figure 4.8 i s  a p i c t o r i a l  diagram of the  f ron t  end and Figure 4.9 
i s  a schematic. 
SDecifications 
423.3 Mc f ron t  end gain 
Input and output impedance 
423.3 Mc noise figure 
423.3 Mc noise figure,  corrected 
f o r  image 
423.3 Mc 3 db bandwidth 
423.3 Mc image response 
423.3 Mc channel 448.2 Mc l o c a l  
osc. l e v e l  
A t  antenna input 
A t  I F  output 
In te r fe rence  in  423.3 Mc channel 
due t o  49.8 Mc channel 
18 db (> 17 db ) 
50 ohms 
< -5 db 
< 6.3 db 
2.3 Mc (< 2.6 Mc) 
-4 db 
-22 db 
-19 db 
-66 db 
49.8 Mc f ron t  end gain 
Input and output impedance 
49.8 Mc noise  f igure 
49.8 Mc 3 db bandwidth 
49.8 Mc image response 
49.8 Mc channel 74.7 Mc l o c a l  
osc.   level 
A t  antenna input 
A t  first mixer output 
In te r fe rence  in  49.8 Mc channel 
due t o  423.3 Mc channel 
74.7 Mc input level (nominal) (Pl3A) 
26 db (> 20 db) 
50 ohms 
3.4 db (< 3.5 db) 
2.3 MC (< 3.0 M C )  
-30 db 
-52 dbm 
-36 dbm 
-72 db 
-10 dbm 
74.7 Mc 448.2 Mc 
0 dbm - .8 dbm (-3 dbm - 2 db) + 448.2 Mc x6 mul t ip l ie r  50 ohm output 
level   ( junct ion  of  c603 and c616) vs  . 
74.7 MC input  level :  - 5 dbm -1.0 dbm (-4 dbm 3 db) 
-10 dbm -1.3 dbm (-6 dbm 2 4 db) 
-15 dbm -2.8 dbm (-10dbm f 6 db) 
Maximum first  mixer  output (24.9 Mc) -27 dbm 
l e v e l   f o r  measurements 
Power 12 v 10.6 ma 
5 v  0.23 m a  
Front end c i r cu i t  desc r ip t ion  
A t  the  top of  Figure 4.9 i s  t h e  423.3 Mc channel RF amplif ier  
(Q602). This amplifier i s  a grounded base stage with neutralization 
which allows higher gain. The t rans is tor ,  an  RCA 2N2857, was the lowest 
no i se  f igu re  s i l i con  t r ans i s to r  ava i l ab le  a t  t h e  time of design. The 
lowest noise figure 2N2857's were se lec ted  for  use  in  th i s  s tage .  
The 423.3 Mc s igna l  from the  co l lec tor  of  the  RF amplifier feeds 
the base of the mixer stage, ~ 6 0 3 ,  a Fairchi ld  ST201 (2~918  wi th  a non- 
magnetic hat). The local  osci l la tor  f requency of  448.2 Mc i s  fed through 
a f i l t e r  and 50 ohm matching network (T604 and c616) t o   t h e  emitter of 
t h e  mixer. The l o c a l  o s c i l l a t o r  s i g n a l  l e v e l  i s  about -2 dbm a t  t h e  
50 ohm i n p u t   t o   t h e  matching network, the junction of T604 and c616. 
The co l lec tor  of  the  mixer i s  tuned t o  24.9 Mc, t h e  first IF frequency. 
Al the adjustments are tuned for maximum output from t h e  mixer, then 
24 
~ 6 0 2  is adjusted for  best  noise  f igure.  
I n   t h e  middle of the schematic are 4 t r a n s i s t o r s  which form an x6 
multiplier,  for multiplying from 74.7 Mc t o  11-48.2 Mc. ~ 6 0 9  i s  a grounded 
base amplifier,  used for isolation and amplification. ~ 6 1 2  and ~ 6 1 1  
are tuned to 74.7 Mc. ~ 6 0 5  is  a t r i p l e r ;  i t s  co l lec tor  (c625) i s  tuned 
t o  224.1 Mc. q60h i s  an amplif ier  and ~ 6 0 1  is  a doubler with i t s  collec- 
t o r  ( ~ 6 0 6 )  tuned t o  448.2 Mc. ~ 6 0 1  i s  tapped at 50 ohms t o  provide out- 
put through c603 t o   t h e  matching network, ~ 6 0 4  and c616. 
The tuning.range of  the capaci tors  and inductors  in  the  x6 mul t ip l ie r  
i s  broad enough so  t h a t  a s tage intended to  be an amplifier,  may be tuned 
as a doubler,  etc. Each stage must, therefore,  be observed  with a samp 
l i n g  scope o r  a t  several  frequencies with a r ece ive r  t o  in su re  tha t  it i s  
performing i ts  intended function. 
The RF amplif ier  and mixer s tages  for  the  49.8 Mc input are shown 
a t  the  bottom of Figure 4.9. The RF stage, ~606 ,  a grounded emitter stage,  
i s  r u n  mismatched f o r  s t a b i l i t y  i n s t e a d  of neutral ized,  pr imari ly  to  make 
i t s  gain comparable t o  t h a t  of t h e  423.3 Mc RF stage.  The comparable 
gain w a s  d e s i r e d  t o  minimize c ros s  t a lk  between channels. The base input 
(L604) and col lector  cutput  ( ~ 6 1 3 )  are tuned t o  49.8 Mc. The FP ampli- 
f i e r  i s  an RCA 2N2857, selected from those l e f t  a f t e r  t h e  b e s t  had been 
chosen f o r  t h e  423.3 Mc channel. This transistor provides a bet ter  noise  
f igure than the S72Ol (non-magentic hat version of t he  2 ~ 9 1 8 ) ~  and i s  f a r  
be t te r  than  is necessary f o r  t h e  8000 '~  cosmic noise: 
The mixer, ~607,  i s  fed with a 49.8 Mc s igna l  a t  the base and with 
t h e  74.7 Mc loca l  o sc i l l a to r  s igna l  a t  t h e  emitter. The col lector  load 
of  the mixer (T614) is tuned to 24.9 Mc. 
A separate amplifier,  ~608 ,  provides the additional gain necessary 
f o r  t h e  74.7 Elc local  osci l la tor  s ignal  while  reducing the amount of 
49.8 and modulated 74.7 Mc signal going up t h e  x6 multiplier chain.  
All adjustments associated with the 49.8 Mc channel are made f o r  
maximum output a t  24.9 Mc. L604 is  then adjusted for  best  noise  f igure.  
4.2 - D' Amplifier 
Figure 4.10 i s  a p i c t o r i a l  diagram of the  I F  amplifier,  and Figure 
4.11 is  a schematic. The receiver  uses  two iden t i ca l  IF  amplifiers con- 
s is t ing of  an amplif ier  a t  24.9 Mc; a mixer which conver t s  the  s igna l  to  
7 Mc and, f i na l ly ,  a 7 Mc amplifier. There are limiters on four stages 
of t h e  IF amplifier. 
Specif icat ions 
F i r s t  IF' amplifier center frequency 
F i r s t  IF' gain 
F i r s t  IF input impedance  (E704) 
Firs t  output  impedance (point "A" T705) 
F i r s t  IF 
f i l t e r )  
F i r s t  IF 
F i r s t  IF 
Center 
3 db bandwidth (with c r y s t a l  
bandpass r ipp le  
c r y s t a l  f i l t e r  charac te r i s t ics  
frequency 
Phase match of matched pairs over 
the center  22 kc of t he  bandpass 
Phase symmetry about the center 
frequency over the center 22 kc of 
t he  bandpass 
Noise bandwidth 
Ripple, center 22 kc bandwidth 
3 db bandwidth 
F i r s t  IF  3 db bandwidth without c r y s t a l  
f i l t e r  
Maximum output of f i rs t  IF' which is  
safe ly  below l imi t ing  leve l  ( for  ga in  
measurements) 
Second mixer input center frequency 
Second mixer input impedance (point "A" 
T706 1 
Second mixer local  osci l la tor  f requency 
Local osc i l la tor  input  impedance 
Local oscil lator input level (approx. ) 
Second mixer output frequency 
24.9 MC - 1 kc + 
54 db (> 50  db) 
50 ohms 
50 ohms 
45 kc 
+ - 0.3 db 
24.9 MC - 1 kc 
+ 
+ 
- 2O 
+ - 20° 
45 kc 
+ - 0.2 db 
40 kc 
1 .4  Mc 
-30 dbrn 
24.9 Mc 
50 ohms 
31.9 Mc 
50 ohms 
-3  dbm 
7.0 Mc 
26 
Gain of second IF amplifier,  
including mixer gain 
Second IF center frequency 
Second IF output level, with 
l imi t ing  (E708) 
Second IF output impedance (E7@) 
Second IF’ 3 db bandwidth 
Second IF output tes t  point out- 
put impedance ( ~ 7 0 6  ) 
Maximum output level of second IF 
output t es t  point which is safe ly  
below l imi t ing  leve l  (used  for  
gain measurements) 
Power 
IF’ Amplifier ~ ~ ~ Circuit   Description 
The upper half of Figure 4.11 i s  the  
12 v 
5 7 J  
87 db (> 80  ab) 
7.0 MC 
6 v PP 
w i l l  dr ive 1 k load 
180 kc (< 400 kc) 
50 .ohms 
-10 dbm 
11.6 m a  
0.2 m a  
first IF amplifier.  This 
amplif ier  has  three t ransis tor  s tages ,  with a s tage gain of about 18 db. 
The stages are mismatched by the resis tor  shunted across  the col lector  
inductors  to  make tuning easier  and insure  s tab i l i ty .  The c r y s t a l  
f i l t e r  determines the bandwidth of the f irst  IF and of t he  whole receiver.  
The input and output impedance of t h e  c r y s t a l  f i l t e r  i s  500 ohms re s i s t i ve ,  
and i s  matched to  the amplif iers  with t ransformers  T7O2 and T703. Capaci- 
t o r  C r ( l 0  i s  used t o   a d j u s t   f o r  minimum r ipp le  in  the  passband. 
The Last s tage of  the f irst  IF has diodes across the collector 
tuned circui t  to  provide the first stage of limiting. Input and output 
impedances of t h e  f i rs t  IF amplifier are a t  50 ohms t o  f a c i l i t a t e  mea- 
surements. 
The lower half of the schematic i s  t h e  second mixer, Q704, and 
second IF. The s ignal  input  at 24.9 Mc i s  through a 50 ohm impedance 
matching transformer t o  t h e  base of the mixer. The loca l  o sc i l l a to r  s ig -  
nal of 31.9 Mc i s  injected into the emit ter .  A tuned network,  c728  and 
T707, matches t h e  e m i t t e r  t o  t h e  50 ohm loca l  osc i l la tor  input ,  E709. 
The loca l  o sc i l l a to r  i npu t  l eve l  i s  about -3 dbm. The co l lec tor  of  the  
second mixer i s  l imited with diodes across the tuned circuit .  
The next three stages with individual gain of about 24 db make up 
t h e  7.0 Mc second I F  amplifier.  The s tages  of t h i s  a m p l i f i e r  are mis- 
matched by a resis tor  shunted across  each col lector  inductor  to  make 
alignment easier and t h e  f i rs t  two stages have diode limiters. The out- 
put stage power amplifier,  &TOr(, i s  a d j u s t e d  t o  6 v pp open c i r c u i t  a t  
E708 on a l imi t ing  s igna l  by se lec t ion  of  emi t te r  res i s tor ,  R727. 
The output stage can drive i t s  load (an emitter fo l lower  in  the  
following module) with almost no drop i n  output. Because the load i s  
capacitive, the output transformer, T T l l ,  i s  re tuned for  maximum output 
a f te r  the  rece iver  has  been  assembled. The ex t ra  winding, ~ 7 0 6 ,  (TP701) 
i s  a 30 ohm output for adjustment and measurement. 
4.3 - Reference Oscillator 
The re ference  osc i l la tor  module includes the 7 Mc reference osci l -  
l a t o r  and buffer amplifier,  and the loop and amplitude phase detectors 
f o r  t h e  49.8 Mc channel. Figure 4.12 i s  t h e  p i c t o r i a l  diagram  and 
Figure k013  i s  t h e  schematic. 
Specifications 
7 Mc osc i l la tor  f requency  a t  25OC 
7 Mc buffer  amplif ier  output  level  
( E O A )  
7 Mc buffer amplifier output 
impedance 
7 Mc var ia t ion  wi th  temp. -20' t o  
5 5 O C  
Signal input level (7 Mc ) ( ~ 1 8 ~ )  
Signal input impedance 
Amplitude phase detector output 
( ~ 9 0 6 )  (locked t o  s t r o n g  s i g n a l )  
Amplitude or loop phase detector out- 
put (strong signal, unlocked) 
Amplitude or loop phase detector 
unbalance (noise only for signal)  
Amplitude or loop phase detector 
output impedance 
Amplitude phase detector  3 db 
bandwidth 
28 
7.00000 MC - 10 CPS + 
7 dbm 
50 ohms 
l e s s  t han  - 300 cps + 
6 v PP 
> 1 k  
-1.5 v (with reference 
t o   t h e  5 v supply) 
3.0 v PP 
magnitude < 25 mv dc 
approx. 1 k 
16 kc 
Loop phase detector 3 ab bandwidth 
7 Mc reference  osc i l la tor  s igna l  
l e v e l  a t  base of Q901 
Power 12 v 
5 v  
15.3 m a  
0 . 5  m a  
- Reference Oscillator Circuit   Description 
The 7 Mc c r y s t a l  o s c i l l a t o r  i s  shown i n   t h e  lower r i g h t  hand corner 
of  Figure 4.13. The t rans is tor  osc i l l a to r ,  Q905, has positive feedback 
from the  co l lec tor  to  the  base  v ia  t ransformer  T903.  The 7 Mc crys ta l ,  
YgOl, which i s  i n  s e r i e s  w i t h  t h e  emitter, a l lows  the  s tage  to  have gain 
only near the series resonant frequency of the crystal. The diode, 
CR904, r e c t i f i e s  some of  the osci l la tor  output  to  provide negat ive dc 
feedback to  control  the ampli tude of  osci l la t ion.  When t h e  o s c i l l a t o r  
amplitude exceeds 5 v zero t o  peak a t  t h e  diode, diode current w i l l  
begin t o  flow, thus taking current away from the  emi t te r  of the  t ran-  
s i s to r .  Osc i l l a to r  s t ab i l i t y  i s  qui te  good and the output  exhibi ts  a 
frequency s h i f t  of only about 15 cps with a 1 v change i n  e i t h e r  power 
supply 
The buffer amplifier,  Q904, provides the 7 Mc reference s ignal  f o r  
t h e  423.3 Mc channel phase detector module and i s o l a t e s  t h e  c r y s t a l  
o s c i l l a t o r  and the  phase detector driver inputs,  QgOl and Q903, from t h e  
load.. 
The 7 Mc input  s ignal  from t h e  second I F  output .dr ives  the emit ter  
follower Q902. The emitter follower load i s  a toroidal transformer,  
TgOl, with trifilar windings to  insure equal ,  in  phase s ignals  to  both 
phase detectors. The r e l a t ive ly  l a rge  5 m a  dc emitter current  i s  
necessary t o  provide enough dr iving power t o   t h e  1 k r e s i s t o r s   i n   t h e  
phase detectors. 
The loop phase detector i s  a t  the top of the schematic,  and includes 
T905.  T905 i s  driven by t r a n s i s t o r  QgOl, with a dc col lector  current  of 
about 4 ma. This relatively high power i s  r equ i r ed  to  d r ive  the  two 
1 k r e s i s t o r s  (R9 lO and R 9 l l )  i n  t he  t r ans fo rmer  secondary, and t h e  
r e l a t i v e l y  low Q of the transformer. The transformer i s  low Q t o  mini- 
mize the effect  of temperature on phase shif t  through it. The secondary 
of the transformer i s  b i f i l a r  wound to  ob ta in  equa l  s igna l s  on both. s ides  
of  the center  tap.  
The phase detector i s  simply a ha l f  wave switch, which connects 
the junction of the diodes CRgOl and CR905 ( s i g n a l  i n p u t )  t o  t h e  t r a n s -  
former center tap, wires Nos. 4 and 5. For the  ha l f  cyc le  tha t  t he  
switch is  conducting, the input signal i s  averaged through the RC net- 
work formed by RglO and Rgll i n  parallel and C915. During t h e  non- 
conducting half cycle, the RC network i s  not driven. The output, Ego?, 
i s  biased t o  5 v by connecting the TgOl s ignal  winding return to  the 3 v 
SUPPlYO 
The amplitude phase detector which i s  driven by Q903 and TgO2 i s  
i d e n t i c a l  t o  t h e  l o o p  phase detector with the exception of a 90" phase 
s h i f t  network  between the  osc i l l a to r  s igna l  and the base of Q903. The 
phase s h i f t  network consis ts  of  the 200 ohm load RgOl, phase s h i f t  
elements C904 and LgO2, and compensation, Cg03, t o  make the  network 
r e s i s t i ve .  The phase s h i f t  network has a Q of 1, i s  low impedance (200 
ohms), and  hence, i s  quite phase stable. The output terminal i s  ~ 9 0 6 .  
The phase detector diodes, CRgO2 and CR903, are connected t o  make 
the  s ign  of the amplitude output negative with respect to the 5 v supply. 
4.4 - n a s e  Detector 
The phase detector module contains  the 423.3 Mc channel phase 
detectors which are almost  ident ical  to  those for  the 49.8 Me channel. 
It also contains a f r equency  t r ip l e r  t o  produce 2 1  Mc from the  7 Me 
reference oscil lator signal.  Figure 4.14 i s  t h e  p i c t o r i a l  diagram and 
Figure 4.15 i s  the schematic. 
Specif icat ions 
21  Mc buffer  amplif ier  output  level  
(P15B 1 
2 1  Me buffer amplifier output 
impedance 
7 Me reference osci l la tor  input  
l e v e l  (=OB) 
7 Mc reference osci l la tor  input  
impedance 
-0.8 dbm (> -8 dbm) 
50 ohms 
-6 dbm 
50 ohms 
Signal  input  level (7 MC ) (~12~3) 6 v PP 
Signal input impedance > l k  
Amplitude phase d e t e c t o r   o u t p t  -1.5 v (with reference 
( ~ 9 0 6 )  (locked t o   s t r o n g   s i g n a l )   t o   t h e  5 v supply) 
Amplitude or loop phase detector 
output (strong signal, unlocked) 
3 * 0  v PP 
Amplitude or loop  phase  detector  magnitude < 25 mv 
output (noise only for signal)  
Amplitude or loop  phase  d tector  approx. 1 k 
output impedance 
Amplitude phase detector  3 db 
bandwidth 
16 kc 
Loop phase detector  3 db bandwidth  32 kc 
7 Mc reference   osc i l la tor   s igna l   l eve l  1 .5  v PP 
a t  the base of &901 
Power 12 v 13.5 ma 
5 v  0.12 ma 
Phase Detector Circuit Description 
The 7 Mc reference  osc i l la tor  s igna l  i s  transformed from 50 ohms 
t o  200 ohms  by Tg07.  The secondary of this  t ransformer i s  r e tu rned  to  
5 v dc t o  provide base bias for t he  d r ive r  and t r i p l e r   t r a n s i s t o r s .  
Signal  level  a t  the  t rans is tor  bases  i s  about 1.5 v pp. 
Q904 i s  a t r ip le r ,  wi th  i t s  co l lec tor  tuned  to  2 1  Mc. The 2 1  Mc 
s igna l  i s  coupled. to  the  output ,  ~908,  th rough a double tuned circuit 
which provides additional attenuation to the undesired harmonics of 
7 Mc. 
The amplitude and loop phase detectors are a lmost  ident ica l  to  
t hose  in  the  r e fe rence  osc i l l a to r  module. The o n l y  difference i s  t h a t  
the diodes in the amplitude phase detector (CRgG2 and CRg03) are 
r e v e r s e d  i n  p o l a r i t y  i n  t h i s  module. The need f o r  t h i s  i s  explained 
in  Sect ion 3.1.3. 
4.5 - Voltage Controlled Oscillator (VCO) 
Figure 4.16 is  t h e  p i c t o r i a l  diagram of t he  VCO and Figure 4.17 i s  
the schematic. This module includes a vol tage  cont ro l led  osc i l la tor  at 
31.9 Mc with i t s  buffer amplifier,  and t h e   t h i r d  mixer which produces 
74.7 Mc by mjxing t h e   t h i r d  harmoni.cs of 31.9 Mc and 7 Mc. 
Specif icat ions 
VCO frequency a t  5 v input 31.90000 Mc - 100 cps a t  25OC 
VCO frequency  variation over t he  +400 
temperature range -Zoo t o  + 5 5 " ~  
VCO gain 950 2 100 cps/volt 
VCO input  range  (~805)  
VCO bu f fe r  ampl i f i e r  ou tpu t  l eve l  (p14~ ,p lg~)  1.0 dbm (> -1 dbm) 
+ 
less than -300 CPS 
+ 5.0 - 3.0 v 
VCO buffer amplifier output 
impedance 
74.7 MC output  level  ( ~ 1 3 ~ )  
74.7 Mc output  level  f o r  reduced 
2 1  Mc input of -16 dbm 
74.7 Mc output impedance 
50 ohms 
-10 dbm 
-13 dbm 
50 ohms 
21.0 Mc input   level  (P7.5A) -6 dbm 
21.0 Mc input impedance 50 ohms 
Power 12 v 6.4 m a  
5 v  0.15 ma 
VCO Circuit  Description 
The vol tage  cont ro l led  osc i l la tor ,  Q804, i s  a grounded base ampli- 
f i e r  connected as a n  o s c i l l a t o r .  The col lector  t ransformer (~808)  out-  
put; i s  coupled through the crystal and a ser ies  tuned  c i rcn i t  t o  t h e  
e m i t t e r .  ~ 8 0 4  i s  a Fairchi ld  S72OO which i s  a 2N915 wjth a non-magnetic 
ha t .  
The VCO co l l ec to r  c i r cu i t  cons i s t s  of  ~ 8 0 8 ,  a powdered i r o n  toro id  
f o r  minimum temperature coefficient, capacitor c830, vari.able capacitor 
~833, and negat ive temperature  coeff ic ient  capaci tor  (~1500)  ~842 for  
temperature  compensation. The vari.able  capacitor i s  tuned for maximum 
output i n  the center  (31.9 Mc) of t h e  band. 
The VCO oscil lation frequency i s  determined pri.marj.ly by the  
elements between the collector transformer ~ 8 0 8  and the  emi t te r  of 
t r a n s i s t o r  Q804 wi th  c rys ta l  Y8OIbeirg t h e  domTnant element. 
IB08: B04, cv801, cv802, and (2827 form a series resonant  c i rcui t ,  
which has an effect on t h e  VCO frequency by i t s  phase s h i f t .  1808 i s  the  
center frequency adjustment, and CV801 and cv802 are vol tage control led 
capacitors (reverse biased diodes) which provide dc control  of t h e  VCO 
frequency. c827 is  a negative temperature coefficient capacitor (N750). 
Auto-transformer, ~807, t ransforms the crystal  impedance t o  change 
VCO gain and it moves the  pos i t ion  of t h e  c r y s t a l  impedance pole. By 
t h i s  means, t h e  phase vs.  frequency characterist ic of the crystal  can 
compensate for  the non-l inear  vol tage control led capaci tors  thus giving 
a l inear  f requency vs .  control  vol tage character is t ic .  
The buffer  amplif ier  consis ts  of  ~805 and co l lec tor  tuned  c i rcu i t  
~809 and ~839. The amplifier stage is  neutralized with C843 allowing 
higher power gain and minimizing the  e f f ec t  of external  s ignals  enter-  
ing  the  buf fer  ampl i f ie r  on the  VCO. 
The rest o f  t h e  c i r c u i t r y  i n  t h e  module generates 74.7 Mc from t h e  
VCO and the  ex terna l  21 Mc. 4803 i s  a t r ip le r ,  wi th  i t s  co l lec tor  
tuned t o  95.7 Mc. The collector transformer (~806) output i s  coupled 
through a double tuned circuit to the base of t h e  mixer, 4802 (ca l led  
the third mixer) .  The double tuned circuit reduces the undesired har- 
monics, espec ia l ly  the  first and second, from t h e  t r i p l e r .  
The external  21 Mc s igna l  i s  f ed  in to  the  emitter of  the mixer 
a t  a -6 dbm leve l .  The co l lec tor  of t he  mixer i s  tuned t o  t h e  d i f f e r e n c e  
frequency 74.7 MC. 
The mixer output i s  f i l t e r e d  f irst  through the double tuned circuit  
which includes T804 and ~ 8 0 3 ,  and then through the crystal f i l t e r  FI8O3. 
This filtering reduces potentially troublesome, undesired mixer pro- 
ducts. The c r y s t a l  f i l t e r  has a 6 kc 3 db bandwidth. I ts  500 ohm 
input and output impedances are matched with ~803 and ~802. These two 
t ransformers  a re  in i t ia l ly  ad jus ted  for  maximum gain,  then s l ight ly  re- 
adjusted for  minimum r i p p l e   i n   t h e  passband. 
The s ignal  presented to  the base of output amplifier ~801 is  about 
300 mv rms (high impedance  measurement). The s tage i s  neu t r a l i zed  to  
obtain higher power gain and provides an output of about -10 dbm at  
50 ohms. 
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4.6 - Voltage Controlled Oscillator (VCO) and Fourth Mixer 
Figure 4.18 is  a p i c t o r i a l  diagram and Figure 4.19 is t h e  vco and 
fourth mher schematic. The VCO and i t s  buffer  amplif ier  are iden t i ca l  
t o  t h o s e  i n  t h e  VCO module. The fourth mixer i s  a phase detector which 
compares t h e  VCO frequency i n   t h i s  module with the frequency of t h e  
o s c i l l a t o r   i n   t h e  VCO module. 
S-oecffications 
VCO frequency a t  5 v input 31.90000 Mc - 100 cps a t  25OC 
VCO frequency variation in the +400 
temperature range -20" t o  +55"C -300 
VCO gain 950 2 100 cps/volt 
VCO input range (E505) 5 - 3.0 v 
VCO buffer  amplif ier  output  level  ( ~ 1 7 ~ )  1 .0  dbm (> -1 dbm) 
+ 
less than 
+ 
VCO buffer amplifier output 
impedance 
Af (fourth mixer) output level (E507) 
Af  output impedance 
A€ 3 db bandwidth (without additional 
f i l t e r i n g )  
Af input frequency (P19B) 
Af input  leve l  
Af  input impedance 
Coupling through the phase detector 
Power 12 v 
5 v  
50 ohms 
31.90000 MC 
230 mv rms' 
900 ohms 
.60 db 
4.5 m a  
0.13 m a  
VCO and Fourth Mixer Circui t ,Descr ipt ion 
Operation of t h e  VCO (Q504) and i t s  buffer  amplif ier  (Q505) i s  the  
same as descr ibed for  the VCO module in  Sec t ion  4.5. 
The buffer amplifier output from T509 drives the base of t he  phase 
detector amplifier,  Q503, which i s  tuned t o  31.9 Mc by selection of 
C5U. The phase detector amplifier,  in addition to gain,  provides some 
i so l a t ion  between t h e  two V C O ' s  and between the  two second mixers ( i n  
t h e  IF modules), R515 swamps out amplitude variations due t o  change  of 
col lector  res is tance o r  transformer Q with temperature and reduces the 
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sensi t ivi ty  of  the tuning peak t o  temperature. The amplified signal 
appears a t  the secondary of T502. This secondary is  part of the phase 
detector.  
The s igna l  from the  o ther  VCO buf fer  ampl i f ie r  ( in  the  VCO module) 
i s  app l i ed  to  the  base  of phase detector amplifier Q502. This ampli- 
f i e r  is tuned by se lec t ion  of C3O5, and provides isolation as w e l l  as 
amplification. The co l lec tor  res i s tor ,  R514, makes the output  less 
sensi t ive to  temperature .  
The s igna l  from T502 and the   s igna l  from the upper  half  of  the 
secondary of TgOl a r e  added and peak detected by diode CR5Ol  and capa- 
c i t o r  C508. The s igna l  from T5O2 and the  s igna l  from t h e  lower half of 
the secondary of T501, are added and peak detected by diode CR5O2 and 
capacitor C509.  The diodes are polar ized  to  g ive  a posi t ive vol tage 
( r e l a t i v e   t o   t h e  5 v supply) across ~508, and a negative voltage across 
C509.  The difference between these two peak detected voltages i s  
obtained from t h e  summing r e s i s t o r s   ~ 5 0 6  and R507. 
The voltage across C 5 0 8  i s  t h e  most posi t ive when the vol tage 
across T5O2 and t h e  upper half of T5Ol a r e  i n  phase. Because of t he  
phase reversal  of  the bottom ha l f  of T5Ol, t he  sum of voltages across 
T5O2 and the  bottom half  of T5Ol i s  at a minimum. Therefore, the vol- 
tage across (2509 i s  least negative, and the output of the summing 
r e s i s t o r s  i s  posi t ive.  When the output  of T5O2 s h i f t s  phase by half  a 
cycle ,  the s i tuat ion i s  reversed and the output of t h e  summing r e s i s t o r s  
i s  negative . 
- 4.7 - b o p  Difference  Amplifier 
The loop difference amplifier i s  a feed back amplif ier  which pro- 
vides dc gain and includes the lag-lead network for the phase lock loop. 
Figures 4.20 and 4.21 a re  p ic tures  of the  ampl i f ie rs  and Figure 4.22 is  
the schematic. 
SDecifications 
DC gain approx. 20 
DC of f se t  a t  output (with input magnitude < 100 mv ( r e l a t i v e   t o  
connected t o   t h e  5 v supply) 5 v supply) 
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Frequency of zero i n  response 
f o r  423.3 Mc channel 
f o r  49.8 Mc channel 
Gain at 1 kc 
f o r  423.3 Mc channel 
f o r  49.8 Mc channel 
Input impedance (approx.) 
Output  impedance 
at 1 kc 
a t  de 
Amplifier open loop gm 
Power 
8.1 CPS 
4.1 cps 
20 ohms 
400 ohms 
75 mIl-Jl0 
12 v 0.70 m a  
5 v (no  input 0.01 ma 
s igna l  ) 
The frequency  of  zero i n  response = - 1 1 n.lrlno I - 1 \ I 
gm of 
~206 - 1 
gm of amplifier The gain a t  1 kc = 
C202 and c206 are identical  tantalums connected back t o  back t o  
make a non-polar  capacitor. See  Appendix A.5 for   the  expressions used 
in  select ing feedback component values. 
The amplif ier  i s  designed t o  limit a t  5 - 2 v t o  prevent turning + 
the  VCO off with too large an input excursion, and t o  i n s u r e  t h a t  t h e  
nominal 74.7 Mc s igna l  i s  w i t h i n  t h e  c r y s t a l  f i l t e r  passband ( i n  t h e  
VCO module). The divider, R212 and El3, prevents the output from 
being less than 3 v. Current through emitter resistor of the output 
stage, Ell, i s  j u s t  enough t o  provide 7 v' output with E04 full on 
and &2O3 off .  Diodes C E O 3  and C E O 4  prevent  vol tage saturat ion of  the 
input and the output stages when overdriven, and help t o  keep the out- 
put from exceeding 7 v. 
One of  the two diodes, C E O 1  and CR202, temperature compensates 
t h e  base emitter diode of  the output stage to keep the output stage 
operating point constant. The other diode temperature compensates the 
effect of base emitter diode of the input stage on the operat ing point  
of the output stage.  
The input  s tage  t rans is tors  are matched for base-emitter voltage 
within 5 mv over a temperature range of -20' t o  +6ooc and within 10 per- 
cen t  for  hFE. The base current of ($202 w i l l  cause the same voltage drop 
across EO8 as the base current of ($201 w i l i  across Fi203. The input 
stage i s  run a t  r e l a t i v e l y  low current (75 pa i n  each t r a n s i s t o r )   t o  
minimize the  e f f ec t  of  changes i n  base current. This current i s  la rge  
enough t o  d r i v e  t h e  second stage even i f  t h e  second s t age  t r ans i s to r s  
had  an h of only 14. 
FE 
The lag-lead network R210 and C2O3 i s  added f o r   s t a b i l i t y  as i s  
bypass capacitor C201.  C204 is  added across the output so t h a t  no load 
operation and operation when driving the 10 nf VCO capaci tor  w i l l  not 
be very  d i f fe ren t  in  terms of frequency breakpoints i n   t h e  open loop 
r e s p n s e .  
b o p  stress is  defined as the voltage a t  t h e  i n p u t  t o  t h e  VCO, 
which i s  the output of the loop difference amplifier.  The loop  s t r e s s  
voltage which goes to  the  ana log  ga te  and ga te  se lec tor  for  
subcommutation i s  decoupled from the amplifier output by t h e  low pass 
f i l t e r  K214 and C2O5. 
4.8 - IF Switch 
The IF  switch i s  a broad band, single pole, double throw switch, 
operating a t  a 50 ohm impedance leve l .  The switch i s  control led by a 
f l i p  f l o p  and an amplifier. Figure 4.23 i s  a picture of the switch 
portion and Figure 4.24 is  the overallschematic. The f l i p  f l o p  p o r t i o n  
i s  pa r t  of the  c i rcu i t  board  in  F igure  4.29. 
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SDecifications 
Switch closed insertion loss 
Switch open in se r t ion  loss 
I n p t  impedance l e v e l  
Switch closed 
Switch open 
Control signal for switch 
On 
O f f  
Cal ibrate  s ignal  
Reset. s igna l  
Power 
< 5 db 
> 70 db 
100 ohms 
> 1 k  
3 v a t  1.7 m a  
o v  
10.3 v, 10 ps pulse 
2 v, > 15 ps 
5 v  l08 ma 
IF Switch Circuit Description 
The c i rcu i t  cons is t s  of  two parts: the switch portion, which i s  
i n   t h e  upper half of the schematic, Figure 4.24; and the control  port ion,  
which i s  i n   t h e  lower half of the schematic. 
The switch is  made of two ident ica l  sec t ions ,  the  r igh t  and t h e  
l e f t  halves. Normally, the switch control voltage a t  E221 i s  0 v and 
a t  E222 is  3 v. In t h i s  state, t h e  two series diodes, CZ01 and CR202, 
are conducting 1.6 ma, t h e i r   t o t a l  series res i s tance  i s  reduced to aboxt 
50 ohms and t h e  l e f t  hand switch i s  'conducting. The base of the shunt 
t r ans i s to r ,  Q2O3, i s  biased t o  0 v so it is not  conducting.  Coupling 
through the base collector capacity i s  bypassed by capacitor C2O3 t o  
keep the  s igna l  of f  the  cont ro l  lead .  
The r i g h t  hand side of the switch is  open. The series diodes,  
CFQO3 and CR204, a re  b iased  to  zero  vol t s  and have an impedance of 2 t o  
3 pf each. The shunt  t rans is tor  i s  biased on and looks l ike approxi- 
mately 20 ohms. Bypassing and decoupling of the control leads reduces 
coupling around the switch through the control leads. Inductors I204 
and E201 a r e  added t o  provide a dc path t o   f a c i l i t a t e   t e s t i n g . .  The 
T I  ~ ~ 6 3 1 6  t r a n s i s t o r  i s  a 2N2432 with a non-magnetic hat. This chopper 
type t ransis tor  has  some reverse %E and a lower saturation resistance 
than   the   Fa i rch i ld  Sp9458. 
When the control  vol tage is  reversed, the switch control voltage 
a t  E221 i s  3 v and a t  E222 is 0 v; t h e  l e f t  hand switch changes from on 
t o   o f f ,  and t h e   r i g h t  hand switch changes from off t o  on. 
The c o n t r o l  f l i p  f l o p  i s  made up of Q202 and 6203. The ca l ib ra t e  
pulse i s  amplified and coupled t o   t h e   f l i p   f l o p   v i a   t r i g g e r   t r a n s i s t o r  
Q2Ol. The -3 v b ias  on t he  base  o f  t h i s  t r ans i s to r  makes it less sensi-  
t i ve  to  no i se .  Res i s to r  E O 1  limits the input pulse current and pro- 
t e c t s  t h e  t r i g g e r  t r a n s i s t o r .  The f l i p  f l o p  i s  reset by t h e  reset 
pulse at the base of g204. The reset pulse is genera ted  in  the  
counter   regis ter .  
The f l i p   f l o p   d r i v e s  a saturat ing amplif ier  whose emitter r e s i s t o r  
is, therefore, connected t o   e i t h e r  one s ide  or the  o ther  of the switch 
control. The amplif ier  i s  necessary both t o  conserve current, and t o  d r i v e  
the  LO nf bypass capacitors on the switch control  l ines .  
-~ 4.9 - Modulation  Phase  Comparator 
The modulation phase comparator measures t h e  r e l a t i v e  phase of two 
audio s ignals ,  e i ther  7.692 o r  8.692  kc. It consis ts  of two phase locked 
loops for  filters, and a phase to  vol tage converter .  Figure 4.26 is  t h e  
phase lock loop schematic, of which two are used; Figure 4.25 i s  a photo 
of the printed circuit. Figure 4.28 is  t h e  phase detector schematic and 
Figure 4.27 i s  a photo of t he  p r in t ed  c i r cu i t .  
Specifications 
Input  frequency  (FJ14) 7.692 or 8.692 kc - 2  cps
Input  voltage  level 0.4 t o  3 v pp 
Input impedance 50  k 
Design level   of   spectral   densi ty  3.1 x lo-’ v/cps 
of input noise, N , (one sided) 
+ 
0 
Design s igna l   l eve l  
Loop noise bandwidth a t  design 
s igna l  leve l ,  BL, (at input t o  
the  synchronous de tec tors )  
0.4 v pp 
67 CPS 
Loop 3 db bandwidth a t  design  signal 42 cps 
l e v e l  
Phase detector  f i l t e r  3 db bandwidth 0.06 CPS 
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ms phase e r r o r  vs. s igna l . l eve1  
with design level noise present 
3 v pp s igna l  l eve l  
1 v pp s igna l  input  leve l  
0.4 v pp s igna l   l eve l  
Phase e r ro r  vs. temperature -20" 
Output voltage (423.3 Mc channel 
i s  reference phase)(E112) 
t o  +6ooc 
0.17" rms 
1.1" rms 
0.5" 
< 3" 
Linear from 0.2 t o  2.8 v f o r  31'7" t o  137" 
Linear from 2.8 t o  0.2 v f o r  137" t o  317" 
Output  impedance l k  
k tpu t   cu r ren t   (pos i t i ve   cu r ren t   -40   t o +10 pa 
i s  out of the output)  
16.384 kc clock  ( input)  11 v, 2 ps pulses 
Rwer  12 v 1.25 m a  
3 v  0.15 m a  
-3 v 0.18 m a  
Modulation  Phase  Comparator - Section I. Circuit  Description 
The 10 t o  1 voltage divider  a t  the input  FU39 and R140 (Figure 4.26) 
provides a decoupled, r e l a t i v e l y  low impedance (10 k )  loop phase detector 
ou tput  for  the  GSE ( tes t )  connector .  
The input signal i s  f i l t e r e d  by an 8 kc center frequency band pass 
f i l t e r .  The f i l t e r  i s  made up of  a high pass f i l t e r ,  R l O l  and C101, and 
a low pass f i l t e r  R1O3 and C102, with the isolat ing emit ter  fol lower,  
Q l O l ,  i n  between.  Both f i l t e rs  have 3 db points a t  8 kc. 
The modulation frequencies, 7.692 kc and 8.692 kc, were chosen t o  
be, respectively,  500 cps below and above t h e  mixer frequency, 8.192 kc. 
Thus, the output of t he  chopper type mixer, QJ.02, i s  500 cps when e i t h e r  
modulation frequency i s  present. 
The 700 cps band pass  f i l t e r  fo l lowing  the  mixer consists of a 
cascaded low pass and high pass f i l t e r .  The mixer output drives the 
emitter follower, QJ.03, which dr ives  the  low pass f i l t e r  ~ 1 0 8  and C l O 3 .  
The low pass f i l t e r  d r ives  the  emi t t e r  fo l lower  Ql04 which dr ives  the 
high pass f i l t e r  (3104 and Rl10. 
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The center frequency of the 500 cps f i l t e r  f o r  t h e  lOOA (49.8 Mc 
channel) board i s  707 cps, which causes a phase sh i f t  o f  19.6". The 
center frequency of the 500 cps f i l t e r   f o r   t h e  lOOB (423.3 Mc channel) 
board is  328 cps, which causes a phase s h i f t  of -23.5'. The 49.8 Mc chan- 
nel  thus has  a phase s h i f t  of +43" r e l a t i v e   t o   t h e  423.3 Mc channel. 
This phase s h i f t  i s  added t o  move t h e  180" ca l ib ra t e  phase from t h e  
receiver output away from t h e  2 . 8 ' ~  corner of the triangular shaped 
phase detector output,  for these corners become rounded in  the  presence  
of noise. Rounding beginsabout 30" from the corners  at the design level  
of s igna l  and noise. 
The 500 cps  f i l t e r  ou tpu t  i s  amplified about 20 times by a feed- 
back amplifier. The overal l  gain from input (E114) t o  output of the 
amplifier (emitter of Q l O 7 )  i s  2. The amplifier has a high pass 3 db 
point of about 320 cps, as determined by R114 and Clog. It i s  made up 
of amplifiers Q,lOg, ~106 and output emitter follower QlO7.  The feedback 
loop, RJ-12 and ~118,  a l s o  determines the dc operating point of QlO7 .  
The loop phase detector consists of t he  two synchronous detectors,  
QLOg and Q,llO. These chopper t r ans i s to r s  a re  inve r t ed  to  r educe  the i r  
offset   voltage  and have a minimum reverse h of 4. They operate as 
half  wave detectors  180" out of phase with each other by v i r t u e  of being 
switched from opposite sides of the 500 cps f l i p  f l o p .  The outputs 
dr ive opposi te  s ides  of the difference amplif ier ,  a12 and Q,ll3. Between 
each detector and the input to the difference amplifier i s  a lag-lead 
network  which cont ro ls  the  bandwidth  of t h e  phase lock loop. Rl24, ~ 1 2 6  
and Clll comprise one lag-lead network and R U T ,  Rl.29 and C 1 1 2  comprise 
the other.  Since the reverse voltage developed across C l l l  and C 1 1 2  i s  
considerably less than 0.1 v, ordinary polar tantalum capacitors are 
used. 
FE 
The difference amplifier controls the frequency of an astable 
mult ivibrator  ( the VCO) by changing the vol tage appl ied to  the base 
resis tors .  Resis tor  R137 i s  s e l e c t e d  t o  make t h e  VCO operate a t  exact ly  
1 kc. 
The 1 kc TTCG s ignal  then dr ives  the 500 cps f l i p  f l o p .  The f l i p  
f lop oatput  swings between 0 v and about 10 v, and i s  dc coupled t o  .the 
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synchronous detectors.  The f l i p  f lop  ou tpu t  i s  exactly symmetrical; 
therefore ,  the  t rans i t ions  of t h e  f l i p  f l o p  c o r r e s p o n d  e x a c t l y  t o  t h e  
90" and 270" phase points of t h e  i n p u t  t o  t h e  phase lock loop (assuming 
zero phase error). This phase relationship makes t h e  phase detector 
relatively simple.  
Modulation  Phase  Comparator - Section 11. Circuit   Description ~- "_ ~ 
Figure  4.28 i s  the  schematic  diagram. The phase detector i s  a 
NAND gate, made up of a 0 4  and Q 0 5 .  The s igna l  from t h e  700 cps f l i p  
f l o p   i n  each of t h e  two phase lock loop channels i s  ac coupled to  one 
of t he  NAND gate inputs. The ac coupling allows the phase detector to 
operate a t  ground l eve l .  A s  t h e  phase  changes, t h e  NAND gate conduction 
time w i l l  vary between being continuously on (0 v output )  to  be ing  on 
ha l f  the  time (3 v output). The vol tage divider  R114 and Rll5 provides 
a 6 v source, which averages t o  3 v when conducted t o  ground ha l f  the  
time by t h e  NAND gate. 
A low output impedance i s  provided for t h e  NAND gate output by 
NFW emitter follower ~ 0 6 .  Ql07 a c t s  as a constant current source for 
the emitter follower.  The .06  cps low pass f i l t e r ,  R1l7 and c108, 
removes 500 cps pulsations from t h e  NAND gate output, and f i l t e rs  out 
most of t h e  rms phase e r r o r  due t o  noise from t h e  phase lock loops. 
PNP emitter follower a 0 8  provides approximately a 1 k output 
impedance arid i t s  base-emitter voltage nearly cancels that  of the pre- 
vious NPN emitter follower ~ 0 6 .  The output emitter follower can on ly  
supply current f lowing into the emitter follower.  This i s  the  cor rec t  
polar i ty  for  the spacecraf t  load.  Base r e s i s t o r  Rllg and co l lec tor  
r e s i s t o r  X22  a r e  c u r r e n t  l i m i t i n g  r e s i s t o r s  t o  p r o t e c t  a 0 8  and c108 
if the output should be connected t o  an incorrect voltage.  
The 8.192 kc square wave for t h e  8 kc converter i s  derived from 
t h e  f l i p  f l o p ,  a 0 2  and QlO3. This  f l ip  f lop converts  the spacecraf t  
pu l se  t r a in  in to  a s igna l  f o r  t he  two 8 kc mixers which are  dr iven from 
opposite sides of t h e  f l i p  f l o p .  
A 16.384 kc, 11 V, 2 ps pulse from the  spacecraf t  d r ives  the  f l ip  
f lop  t r igger  ampl i f ie r .  To improve noise immunity, the amplif ier  i s  
biased t o  3 v, which the input  s ignal  must overcome before causing it 
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t o  t r i g g e r .  The series base resis tor ,  RI.01, limits base current. 
~ 4.10 - Analog Gates and Gate Selector  
The carrier amplitude (amplitude phase detector output) and the 
loop s t r e s s  (VCO control  vol tage)  from each channel are subcommutated 
onto one subcom output for each- channel. The subcommutated voltages 
are t r ans l a t ed  from a 5 v reference t o  a normalized 0 t o  3 v output. 
The state of  the subcommutator alternates wi th  the  sc i en t i f i c  subframe 
rate pulse. The reset pulse maintains subcommutator synchronization 
with the spacecraft  data format. 
Figure 4.29 is  a photo of t he  p r in t ed  c i r cu i t  and Figure 4.30 i s  
t h e  schematic. 
Specifications 
49.8 Mc channel carrier amplitude and loop stress a r e  subcommu- 
ta ted onto one output  ( sc ien t i f ic  subcom word no. 2 )  
423.3 Mc channel carrier amplitude and loop stress are subcomu- 
tated onto one output  ( sc ien t i f ic  subcom word no. 11) 
Carrier  amplitude  np t 5 v t o  3.5 v 
Corresponding subcom output (with 
Thevenin equivalent = 4.75' v, 465 k 
of output load connected) 
0.2 v t o  2.85 v 
Loop s t ress   input  7 v t o 3 v  
Corresponding subcom output (with 
output load Thevenin equivalent = 
4.75 v, 465 k) 
Subcom output impedance 
Sc ien t i f i c  subframe ra te  pu lse  
input (subcommutate pulse) 
0.2 v t o  3 v 
11 k 
11 v, 10 ps 
Reset  pulse 2 v, > 15 PS 
Analog Gates ___. and Gate . . - Selector .~ ~ Circuit   Description 
~~ 
The gates  are on t h e  l e f t  of t h e  schematic, Figure 4.30. The 
gates at t h e  t o p  and a t  t h e  bottom of the schematic are ident ical .  
A simplified diagram of a s ingle  ga te  is shown in  F igure  4.1, with 
the  ga t e  on. The base emitter voltages of the NPN QJ, and PNP Q,2 emitter 
followers approximately cancel, so  t h e  emitter voltage of &2 i s  nearly 
t h e  same as the input ,  Since 99 percent of the emitter current of @ 
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INPUT c RE 
IO" 
I 
OUTPUT 
Figure 4.1 - Simplified Schematic of a Single Gate 
comes out of i t s  col lector ,  the vol tage gain of the  ga te  i s  RC/%. The 
output i s  0 v when the input  = V and increases  posi t ively,  as the input  EE 
increases negatively from V Transmission through the gate is inhib i ted  
i f  the vol tage a t  t h e  bottom of the  emi t te r  res i s tor  of  Q,l i s  made  more 
posi t ive  than VEE. 
EE 
The loop s t ress  gate  and the carr ier  ampli tude gate  share  a common 
output collector resistor.  Since on ly  one of these two gates i s  on a t  
a time, the subcomutated output i s  taken a t  t h i s  r e s i s t o r .  
The loop stress gate has a gain factor  of  0.75, and a V of 7 v. E3 
The output i s  0 v f o r  an input of 7 v and the output i s  3 v f o r  an input 
of 3 v. The amplitude phase detector gate has a ga in  fac tor  of 1.75, and 
of 5 v. The output i s  0 v f o r  an input of 5 v and i s  2.85 v for  an  'EE 
input  of 3.5 v. A 0.3 cps 3 db point low pass filter ( E O 1  and C2O3, 
a02 and C202) averages out variations in the carrier amplitude signal.  
The variations occur because nulls in the antenna pattern amplitude modu- 
l a t e  t h e  s i g n a l  as the  spacecraf t  ro ta tes  a t  1 cps. 
The gates  are  control led by t h e  f l i p  f l o p ,  Q209 and Q210. It has 
an output of either 0 v or 10 v, and dr ives  the emit ter  res is tor  of t he  
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first emitter follower of the gates.  The two gates which share  the  same 
output are connected to  oppos i t e  s ides  o f  t he  f l i p  f lop .  The s c i e n t i f i c  
subframe pulse drives the count input of the f l i p   f l o p  through amplifier 
Q211. The base of amplifier "11 i s  biased a t  -3 v t o  prevent tr igger- 
ing on noise. ~ 1 8  limits the input pulse current and the  ampl i f ie r  
output i s  only 6 v t o  prevent exceeding the -5 v base-emitter reverse 
vol tage rat ing of t h e   f l i p   f l o p   t r a n s i s t o r s . .  
The reset amplifier,  Q,212, requires  a 2 v pulse. The reset pulse 
occurs simultaneously with each fourth scientific subframe rate pulse, 
and lasts longer than the subframe ra t e  pu l se  to  in su re  r e se t t i ng .  The 
carrier amplitude i s  connected through t h e   g a t e s  t o  t h e  subcom output 
a f te r  the  rese t  pu lse .  
4.11 - Counter Register 
The schematics of the counter register are shown in Figures 4.33 
and 4.35. Photographs  of the  pr in ted  c i rcu i t  boards  a re  presented  in  
Figure 4.32,qand Figures 4.31 and 4.34 are related schematics.  
The counter register accumulates cycles of Af from the  A f  phase 
d e t e c t o r  i n  a 10 b i t  counter. The counter contents are non destruct ively 
pa ra l l e l  sh i f t ed  in to  a s e r i a l  s h i f t  r e g i s t e r  every a l t e rna te  frame r a t e  
pulse. By  command of  t he  word gate, once  each frame, six b i t s  a r e  
se r i a l ly  sh i f t ed  ou t  of t h e  s h i f t  r e g i s t e r .  Synchronism  of t h e  p a r a l l e l  
shift  with the spacecraft  format i s  accomplished by the engineering sub- 
frame pulse (which occurs once every 64 frames). 
SDecifications 
Af input amplitude (E309) 
A€ t r i g g e r   l e v e l s  
hf input impedance 
Af input 3 db bandwidth (with t h e  
50 k source impedance of the  Af 
phase de tec tor )  
Engineering sub-frame pulse input 
Frame rate  pulse  input  
S'nift pulse input 
5 v - 2.5 v 
5 v - 0.4 v 
+ 
+ 
0.047 pf i n  p a r a l l e l  
with 500 k 
70 CPS 
11 v, 10 ps 
11 v, 10 ps 
11 v, 10 ps 
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10 v on 
0 v off  
10 v, 10 ps pulse  for  
binary one 
0 v for binary zero 
Word gate input 
Digi ta l  output  
Order of output - During the  first word ga te  a f te r  the  engineer ing  sub- 
frame pulse ,  the  h igher  order  s ix  b i t s  of the counter are shif ted out ,  
h ighes t  o rder  b i t  first. During t h e  second word gate  af ter  the engineer-  
ing sub-frame pulse, the lower order four bits are shifted out,  highest  
o rde r  b i t  first,  followed by two dummy zeros.  This pattern repeats -with 
successive word gates. 
Counter Register Circuit Description 
Most of  the counter  regis ter  i s  made of Texas Instrument, SNR5l, 
in tegra ted  c i rcu i t s  in  order  to  save  weight .  The SITR5l c i r c u i t s  were 
employed because they used less power than  o ther  in tegra ted  c i rcu i t s  
avai lable  a t  the  time. 
As  shown in  F igu re  4.35, t h e  Af input i s  f irst  f i l t e r ed  wi th  
capacitor C304.  Combined with the 50 k source impedance, th i s  capac i tor  
makes a low pass f i l t e r  having a 3 db bandwidth of 70 cps. The emitter 
coupled, Schmitt t r igger  has  an 0.8 v hys teres i s  which i s  centered on 
5 v. Rnitter follower,  GO5, provides additional power fo r  t he  pos i t i ve  
going output t o  d r ive  the  input  of t he  S N 3 O l H  (&SNR514), a single  
t r ans i s to r  ampl i f i e r  which i s  used t o   d r i v e   t h e  f i rs t  SNR5lO f l i p   f l o p  
in  the counter  chain.  
Five circuit  boards (A through E )  cons t i t u t e  t he  10 b i t  counter  and 
10 b i t  serial  shif t  regis ter  with each board containing a two b i t  counter 
and two b i t  s e r i a l  s h i f t  r e g i s t e r .  One f l i p  f l o p  d i r e c t l y  d r i v e s  t h e  
clock pulse input of the following stage. The c m n t e r  i s  a s ingle  s tage 
s h i f t  r e g i s t e r  w i t h  i t s  output crossed and fed back into i tself .  The 
preset input of t h e  c o u n t e r  f l i p  f l o p  i s  grounded t o  prevent amplifi- 
cation of Ico i n  t h e  p r e s e t  t r a n s i s t o r ,  and t o  prevent extraneous con- 
duc t ing  pa ths  to  the  prese t  input  from causing false t r iggering.  
The s e r i a l  s h i f t  r e g i s t e r  a l s o  c o n s i s t s  of SNR5lO f l i p  f l o p s .  A 
nega€ive s t e p  on tk clock pulse  input  shif ts  the contents  one p l a c e  t o  
the  r igh t .  The input of the l e f t  most sh i f t  reg is te r ,  F igure  4.35, i s  
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connected to  binary zero.  As b i t s  are s h i f t e d  t o  t h e  r i g h t ,  z e r o s  t a k e  
the i r  p l ace  and, after 10 sh i f t s ,  t he  serial sh i f t  r eg i s t e r  con ta ins  
a l l  zeros. 
With t h e  serial s h i f t  r e g i s t e r  i n  t h e  "aU zero" condition, the 
parallel shift  of binary ones from the counter i s  possible without hav- 
ing to  provide a parallel s h i f t  for binary zeros. If t h e  c o u n t e r  f l i p  
f l o p  is  i n  a one state a t  Q = 2 v, Q = 0 v, a pa ra l l e l  sh i f t  pu l se  in to  
t h e  p a r a l l e l  s h i f t  g a t e  ($SNR514) s e t s  t h e  serial s h i f t  r e g i s t e r  t o  
binary one (Q = 0 v, Q = 2 v). Note the  def in i t ion  of  b inary  one i n  
the counter i s  opposite t o  i t s  d e f i n i t i o n  i n  t h e  serial s h i f t  r e g i s t e r .  
- 
- 
The sh i f t  pu lses  are a continuous, uniformly spaced, s t r ing  wi th  
every seventh pulse missing (see Figure B - 2). The word gate brackets 
t h e  group of 6 b i t  pu l se s  which a r e   t o  be used t o   s e r i a l l y   s h i f t   t h e  
contents  out  to  the spacecraf t .  The gated shift  pulses are obtained by 
ANDing the  sh i f t  pu lses  wi th  the  word gate.  The AND gate  i s  made up of 
Q3O3 and Q302, which are connected in  ser ies .  Shif t  pulses .  cannot  get  
through when t h e  word gate  i s  at 0 v, but can get through with the word 
gate a t  10 v. The emitter of  the  sh i f t  pu lse  AND ga te  t rans is tor ,  QsO3,  
i s  biased t o  2.5 v t o  prevent noise up t o  about 5 v on the  sh i f t  pu l se  
input from getting through, and t o  prevent a s ignal  of  up t o  2.5 v on 
the  word gate input from le t t ing  sh i f t  pu lses  through.  The negative 
pulse developed by t h e  AND gate  i s  ac coupled to  the  non- inver t ing  power 
amplifier, N3OlG, (SNR517) which in  tu rn  d r ives  the  ser ia l  s h i f t  l i n e  of 
t h e  serial shif t  regis ter  with negat ive going pulses  (2 v t o  0 v).  
The output of the 10 b i t  s e r i a l  s h i f t  r e g i s t e r  d r i v e s  i n p u t  
r e s i s t o r  ~318  of  the  output  pulse  amplifier,  a06 and UO7. The 
capacitor, (2309, i s  driven from t h e  serial sh i f t  pu lse  l ine .  When a 
binary zero i s  sh i f ted  out ,  the  input  to  ~318  i s  at 2 v, which reverse 
biases diode CR303 and prevents the negative going shift pulse from 
passing through. For a binary one, t h e  i n p u t  t o  ~318 i s  0 v, which 
b i a ses  the  d iode  to  0 v. Now the negat ive going shif t  pulse  i s  con- 
ducted through the diode and turns off amplifier ~ 3 0 6 .  The co l lec tor  
output of a06 is  power amplified by emitter follower &3O7 t o  provide 
a short  rise time. A t  t h e  end of the  sh i f t  pu lse ,  a06 is turned on. 
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The co l l ec to r  of a 0 6  i s  connected to  the output  through diode CR404, 
which provides a shor t  f a l l  time. The pulse generator output i s  ac  
coupled to  the  d ig i t a l  ou tpu t  t e rmina l  t o  p reven t  damage t o  t h e  o u t p u t  
c i rcu i t ry  should  the  d ig i ta l  ou tput  be shorted or connected t o  a dc 
voltage. 
The parallel sh i f t  pu lse  occurs  wi th 'a l te rna te  frame rate  pulses .  
The frame rate pulse i s  amplified by N3OlH ( + SNR514) which dr ives  the 
clock pulse input of counter N302P  (SNR510).  The counter output i s  
d i f f e ren t i a t ed  by C 3 l O  and R320, and power amplified by the pulse  
amplif ier  N303F (SNR517). The N303F pulse  amplif ier  dr ives  the paral le l  
s h i f t  l i n e  w i t h  a negative going pulse (2 v t o  0 v). 
The re se t  pu l se  c i r cu i t  i s  made from the  two halves of N3OlF 
(SN514A), connected as a f l i p  f l o p ,  w i t h  dc inputs on both sides.  The 
engineering sub frame pulse sets t h e  f l i p  f l o p  so  the  rese t  ou tput  i s  a t  
2 v. One b i t  time later,  t h e  s h i f t  p u l s e  r e s e t s  t h e  f l i p  f l o p  so t h e  
reset  output  i s  a t  0 v.  There i s  no sh i f t  pu lse  when the engineering 
sub frame rate pulse occurs. 
The three external  pulses  dr ive the SN514A inputs through voltage 
dividers,  which reduce the pulses  to  the vol tage level  required,  l i m i t  
the  input  current ,  and ra i se  the  input  th reshold  from 0.6 v t o  about 
2.5 V. 
4.12 - Sample and Hold 
Figure 4.36 i s  a photo and Figure 4.37 is  a schematic of the 
sample and hold  c i rcu i t .  
The two amplitude phase detector outputs provide the two inputs 
t o  t h e  sample  and hold  c i rcu i t .  Each input i s  sampled a l t e rna te ly  a t  
t h e  word p-ulse time, and the instantaneous amplitude held (up to 1 second) 
to  g ive  the  spacecraf t  ana log  to  d ig i ta l  conver te r  t ime to  conver t .  The 
sun pulse causes the sample and hold output t o  be 0 v for  30  ms (= 2 word 
times), when the spacecraf t  i s  operating a t  512 bps. The sun pulse marks 
C,he time when the spacecraf t  i s  a t  a known angular  pos i t ion  re la t ive  to  
the sun. 
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SDecifications 
Input  vol tage level  
Input 3 db bandwidth, with 1 k 
source impedance of the amplitude 
phase detector output 
Input impedance 
5 v t o  3.5 v 
10 cps 
15 Pf 
Output vo l tage  leve l  (wi th  4.75 v 0.2 v t o  2.9 V, 
4.65 k Thevenin equivalent output corresponding t o  an 
load)  input of 5 v t o  3.5 v 
Hold voltage drift rate < 0.07 v/sec 
Output  impedance 11 k 
Hold amplifier  gain 1.00 
Level t r ans fe r   c i cu i t   ga in 1.87 
respect ively 
Word ra te  pu lse  11 v, 10 ps 
Reset  input 0 v t o  2 v pulse, > 15 ps 
me rese t  pu l se  causes  the  423.3 Mc channel amplitude phase detector 
t o  be sampled i f   t h e  word pulse occurs simultaneously. 
Sun pulse input 
B i t  r a t e  512 l eve l  i npu t  
Effect of sun pulse, with b i t  r a t e  
512 input on. This   e f fec t  i s  
inh ib i t ed  wi th  the  b i t  r a t e  512 
input  off .  
10 v, 10 ps 
9 v when on 
0 v when off 
Output voltage clamped 
t o  0.2 v for  30 m s  
a f te r  the  sun  pulse  
Sample and Hold Circuit  Description 
The word ra te  pu lse  i s  amplified by 6202, which t r i g g e r s  t h e  0.5 m s  
one shot  and  the  f l ip  f lop .  The inpu t  t o  th i s  t r i gge r  ampl i f i e r  i s  biased 
t o  -3 v, to provide about 4 v of noise immunity. Resistor E 0 4  i s  con- 
nec ted  in  ser ies  wi th  the  t r igger  t rans is tor  base  to  limit current.  
The 0.5 m s  one shot, e 0 4  and ~ 2 0 6 ,  i s  standard,  with the addition 
of negative bias on the  quiescent ly  of f  t rans is tor ,  Q204. This  bias  
e l iminates  the effect  of  0.2 v pulses which feed through from the trigger 
input to the base of Q204,- via  the base-col lector  capaci t ies .  
Amplifier Q201 r e s e t s   t h e   f l i p   f l o p  when the  r e se t  pu l se  changes 
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from 0 v t o  2 v. Th i s  r e se t t i ng  keeps t h e  subcommutator f l i p   f l o p  i n  
synchronism with the spacecraft data format. The reset pulse i s  long 
enough (> 1.9 m s )  t o  overcome the effect  of  the s imultaneous word rate 
pulse. The first word after t h e  reset w i l l  be from t h e  423.3 Mc channel. 
The f l i p   f l o p  i s  t r iggered s imultaneously with the 0.5 m s  one shot 
and i ts  outputs are individual ly  NANDed wi th  the  one shot  ou tput  in  the  
NAND gates  Q2O7 and Q208. The f l i p  f l o p  o u t p u t  t o  t h e  s e l e c t e d  NAND 
gate i s  0 v, and t o  t h e  u n s e l e c t e d  NAND gate i s  3.5 v. The one shot in- 
put t o   t h e  NAND gates goes from 3.5 v t o  0 v f o r  0.5 m s  which allows the 
selected NAND gate output t o  go pos i t ive  for  0.5 m s .  This positive out- 
put makes t h e  sample ga t e  t r ans i s to r  Q209 o r  WlO conduct. The sample 
ga te  t rans is tor  has  a reverse hFE of about 3 ,  so that current can flow 
e i t h e r  way through it. 
In  less than 0.3 ms,  t h e  0.1 pf capacitor, c208, (mylar f o r  low 
soakage) i s  brought t o  w i t h i n  10 mv of the input .  The of fse t  i s  10 mv 
or  less because of the sample ga te  t rans is tor  reverse  h FE* The 15 ~f 
input  capaci tors ,~206 and C2O7, provide an instantaneous source of charge 
for the hold capacitor while lowering the 3 db bandwidth t o  10 cps (the 
input has a 1 k sourc'e impedance). 
The ga te  t r ans i s to r s  are connected in the forward (high h) 
d i r e c t i o n  t o  make the hold capacitor (c208) voltage go negative. Hence, 
the hold capaci tor  vol tage can go negative more quickly than it can go 
posit ive.  Due to  inve r s ion  by the  t r ans fe r  c i r cu i t ,  $222, the output  
goes posi t ive more quickly than it goes negative. The A-D converter 
requi red  tha t  for  inputs  > 1.5 v (half  scale) ,  i t s  input must exceed 
1.5 v l e s s  t han  120 ps a f t e r  t h e  word rate pulse. For inputs < 1.5 v, 
the input can take as long as 1 m s  t o  become less than  1.5 v. 
The hold amplifier i s  a uni ty  feed back amplifier made up of two 
cascaded difference amplifiers.  The f irst  stage has low input current 
(< 3 na) t o  keep from discharging the hold capacitor too quickly. The 
hold capacitor i s  as l a rge  as p rac t i cab le  to  minimize t h e  e f f e c t  of t h e  
input current.  The input  s tage consis ts  of emitter followers, @14 and 
Q2159 driving the difference amplif ier ,  ~,216 and Q2l7. The emitter 
follower has the 44 M.emitter res i s tor  to  decrease  the  t rans ien t  response  
t ime, although this increases the input current.  e 1 4  and Q2l5 a r e  a 
matched pair as are e16 and 8217. They are matched within 5 mv f o r  
base-emitter voltage over a temperature range from -20' t o  +6ooc, matched 
for   wi th in  10 percent  and  are  high  units (> 150 at  0.1 m a ) .  The 
difference amplif ier  i s  run a t  only 2 pa per  t rans is tor  to  fur ther  reduce  
input current.  
One of t h e  two diodes CZO5 and CEO6 temperature compensates f o r  
the base-emitter diode of the second stage, Q219 and Q220. The other  
diode compensates for  the  e f fec t  tha t  the  base-emi t te r  d iodes  of  the  
first stage have on the operating point of t h e  second stage. 
The output of t he  second stage is  connected through emitter follower 
Q222 t o  t h e  feedback point& the input stage,  the base of 6215. Thus, 
the vol tage at the base of Q2l5 i s  the  same (within LO mv) as  the hold 
capacitor voltage (base of ($214). The vol tage across  emit ter  res is tor  
E241 i s  t h e  same as  on the hold capacitor.  A l l  the current through E 4 1  
goes into the emit ter  of  Q222, and 99 percent comes out of the  co l lec tor  of 
Q222. The emit ter  vol tage of Q222 is, therefore ,  t ransfer red  to  i t s  
co l lec tor  res i s tor  wi th  a gain of R242/E41 and i s  the  Format D output 
voltage. 
The sun pulse and the 512 bps s t a t e   a r e  ANDed in  the  ga t e  made up 
of Q2l and Q212. With the  512 bps s t a t e  below about 5 v, the current  
through E22 due t o   t h e  sun pulse gets shunted through Q211 t o  ground. 
With t h e  512 bps s t a t e  above 5 v, the current  w i l l  go through Q212 and 
t r i g g e r  t h e  30 m s  one shot. EO3 in  se r i e s  w i th  the  base  of Q2l insures  
the input  impedance w i l l  be grea te r  than  the  48 k r equ i r ed  fo r  t h i s  l i ne ,  
and protects ($211 from accidental excessive base current. Bypass capa- 
c i t o r  C2O5 provides an instantaneous low source impedance for  the  base  of 
ell. E 2 1  helps to discharge the diode OR gate  output  in  the space-  
c ra f t ,  which drives the sun pulse l ine but has no r e t u r n  t o  ground. 
CWO3 and CEO4 prevent the 5 v base-emitter reverse breakdown voltage 
from being exceeded. 
The 30 ms one shot i s  standard, exckpt that negative bias i s  
supplied t o   t h e  normally off transistor,  Q2l3, t o  keep t h e  0.2 v pulses 
fed through the gate  from having any e f f e c t .  The t iming capacttor C2O9 
i s  mylar t o  enhance temperature stability. The sun pulse clamp, Q221, 
clamps t h e  Format D output t o  about 0.2 v for  the  dura t ion  of  the  30 m s  
one shot pulse. R202 protec ts  the  clamp transis tor  should the output  be 
inadvertently connected t o  an improper voltage. 
4.13 - Power Converter 
The power converter provides four voltages for the receiver from 
the  nominally 28 v supply. It i s  a regulated blocking osc.illator, fo l -  
lowed by a se r i e s  r egu la to r  fo r  two of the voltages. It also provides 
dc i so l a t ion  between primary and secondary power. Figure 4.38 i s  a 
photograph and the schematic i s  shown in Figure 4.39. 
Specif icat ions 
Output voltages 
12 v output current 
12 v output noise voltage 
78 m a  
8 mv ppl + 120 mv pp 
0.1 ps converter spikes 
i 2  v output  change  for a s h i f t   i n  < 0.5 mv 
input from 24 t o  33 v 
5 v output  current 4.5 m a  
7 
5 v output noise voltage 40 mv ppL + 150 mv pp 
0.1 ps converter spikes 
5 v output change f o r  a s h i f t   i n  < 0.5 mv 
input from 24 t o  33 v 
2.5 v output  current 22 m a  
2.5 v output noise voltage 7 tnv PP + 150 mv PP 
0.1 ps converter spikes 
2.5 v output change f o r  a s h i f t   i n  100 mv 
input from 24 t o  33 v 
-3 v output current 
-3 v output noise output 
0.2 ma 
3 mv pp + 110 mv pp 
0.1 ps converter spikes 
1 
A l l  but 1 mv of t h i s  no i se  i s  caused by the  rece iver  load  and i s  pre- 
dominantly 7 Mc. 
-3 v output change for a s h i f t  i n  
input from 24 t o  33 v 
100 mv 
Input voltage, required 
Input voltage,  typical 
Input power ( for  the  load  cur ren ts  
indicated) 
Efficiency 
Turn on surge 
Noise voltage developed across 
primary supply (28 v), 13 ohms 
source impedance 
23 t o  34 v 
16 t o  55 v. uses regu- 
l a t i o n  below 16 v, but 
nothing is  damaged 
1.4 w, independent of 
input voltage 
73.3 percent 
250 ma for 10 m s  
10 mv pp 
Converter  operating  frequency  30 t o  35 kc 
Input transient pulses:  The converter can survive spikes added t o  
the supply voltage which give a peak input voltage of 50 v, 10 m s  
wide, a t  10 cps. 
Weight  0.15 l b s  
Power Converter Circuit Description 
The pr inciple  p a r t s  of  the  power converter are the current  limiter, 
the input  f i l ter ,  the  regulated blocking osci l la tor  converter  and t h e  
output  ser ies  regulator .  
The current  l imiter  consis ts  of ~ 4 0 4 ,  i t s  3.3 ohm emi t t e r  r e s i s to r  
made up of R405,  R406 and R407, and diodes CR405 and. CR406. In  the  
cur ren t  l imi t ing  s ta te ,  the  emitter resis tor  vol tage drop (at  IE = 250 m a )  
equals the voltage drop across one of  the diodes (about 0.7 v). Transis- 
t o r   ~ 4 0 4  is  held out of saturation by negative feedback through the diodes 
t o  i t s  base. The other  diode  compensates  for  the  base-emitter  diode. The 
cur ren t  l imi t ing  t rans is tor  sa tura tes  for  cur ren ts  less  than  250 ma.  
Before the converter i s  running, the current limiter base current i s  
supplied from the vol tage a t  the  co l l ec to r  of Q404 through the non-active 
2.6 v transformer winding, diode CR407, and base current l imiting resis-  
t o r  R408. After the converter i s  running and the current  limiter t r ans i s -  
t o r  i s  saturated; base current i s  provided by t h e  2.6 v supply from t h e  
converter. This scheme uses less power than a r e s i s t o r  from t h e  +28 v 
l i n e   t o   t h e  base of Q404. 
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designed t o  keep  the  b locking  osc i l la tor  t rans ien ts  from t h e  28 v l i ne .  
C404 provides the instantaneous current pulses required by the blocking 
osci l la tor .  In  addi t ion,  a f i l t e r  consisting of a 10 nf capacitor 
(mounted i n  frame B) and a fe r r i te  shielding bead is  i n s t a l l e d   i n  each 
s ide of  the 28 v l i n e   t o  reduce a damped 8 Mc converter  spike to  5 t o  
10 mv (across a 13 ohm source]. The converter spike i s  due t o  leakage 
inductance when the  b locking  osc i l la tor  t rans is tor  tu rns  of f .  
The blocking osci l la tor  consis ts  of Q403 and T401. The feedback 
winding t o  t,he base comes out a t  terminals 9 and 10. During the  t ran-  
s i s t o r  on portion of the cycle, current builds up in  the t ransformer and 
co l lec tor  of t h e  t r a n s i s t o r .  When the collector current exceeds 
hFE 
x (base current) ,  the  t ransis tor  turns  off .  During the  t r ans i s to r  
off portion of the cycle,  the .flux in the t ransformer causes  current  t o  
flow through allthe diodes connected to the transformer.  This i s  a form 
of the switching regulator.  The 2N3037 is  used for the blocking oscil-  
l a t o r  because of i t s  high collector-base voltage rating (120 v), low 
saturation voltage (0.35 v),  and high frequency response ( f a l l  time 
< 0.2 p ) .  The blocking oscil lator regulator output voltages are con- 
t r o l l e d  by adjustment of the average blocking oscillator base current. 
The control winding (terminals 8 and 10)  provides the voltage that i s  
regulated. All the  other  output  vol tages  are r e l a t ed  t o  the  vol tage  in  
the control winding by t h e i r   t u r n s   r a t i o .  
The control voltage (approximately 10 v across C403) i s  matched 
wi th  the  vol tage  drops across the diode CR403, zener diode CR402, and 
the base emitter diodes of ($102 and Q401.  Any d i f fe rence  in  vol tage  
between these diode voltages and the control voltage causes ampiifier 
Q402,  Q401 t o  conduct e i t h e r  more or less  current  through the col lector  
of Q401. This  col lector  current  i s  the average base current for the 
blocking oscil lator.  Q401 looks l ike an emitter follower,  but i s  ac tua l ly  a 
common emitter stage.  Note a l s o  tha t  the  emi t te r  of  Q401 i s  more negative 
than i t s  co l lec tor .  
Q402 i s  an emit ter  fol lower to  increase the h of  the  combination 
Q402 and Q401. Rh19 and (2413 are a lag-lead network f o r  s t a b i l i t y .  The 
FE 
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control  vol tage f i l t e r  capacitor i s  r e l a t ive ly  small t o  minimize res- 
ponse time. €3403 provides some current load (about 2 m a )  f o r  t h e  r e f e r -  
ence supply and R404 reduces the effect  of the  sp ike  due t o  leakage in- 
ductance. Both were selected i n  t h e  d e s i g n  t o  make the output voltage as 
constant as possible with input voltage change. Diode CR401 prevents 
Q401 from saturat ing in  reverse  connect ion during turn on. This satura- 
t e d   t r a n s i s t o r  would clamp the base and t h e   e m i t t e r  of the blocking 
osci’llator together through the transformer windings. 9 and 10, and keep 
the blocking osci l la tor  from s t a r t i ng .  
The receiver  vco i s  ve ry  sens i t i ve  to  low frequency ( 0  t o  50 cps)  
noise on t h e  5 and 12 v l ines.  Voltage steps of only 0.8 mv cause the 
same response as a phase step of.5 radian. Larger signals cause loss of 
lock. The blocking osci l la tor  regulator  redmes a 9 v s t e p  (from 24 t o  
33 v )  a t  the primary power input,  to about 100 mv a t  t h e   i n p t   t o   t h e  
ser ies  regulator .  The ser ies  regulator  fur ther  reduces this  100 mv t o  
much be t te r  than  0.5 mv. 
The 5 v i s  derived from the 12 v supply through a 7 v zener diode. 
The effect  of  a s t e p  on t h e  5 and 12 v power supply l ines  of t h e  VCO a re  
opposite and roughly equal. The two supplies change together through 
the zener diode s o  tha t  t he  e f f ec t  o f  power supply changes on t h e  VCO, 
approximately cancel. 
With a loop voltage gain o f  over 1000 a change at the ser ies  regu-  
la tor  input  i s  reduced by a factor of about 100 a t  the output.  The 
major cause of t h i s  r e l a t i v e l y  poor performance i s  t h a t  t h e  change s ig-  
nal appears in the feedback loop a t  the base of Q405 due t o   t h e   f i n i t e  
co l lec tor  impedance of Q407. The addi t ion of R420, which provides a 
signal of opposite phase, and is  se l ec t ed  to  g ive  minimum output res- 
ponse t o  a step, improves performance by a f ac to r  of 3 t o  10. The d i f -  
ference amplifiers,  Q407 and Q408, are matched for base-emitter voltage 
t o   w i t h i n  5 mv over -2OO t o  +6ooc. 
The temperature compensated, voltage,  reference  diode, CR411, is 
bypassed by  C410 t o  reduce the several  mill ivolt  zener noise.  R 4 1 1  i s  
a s ta r t ing  res i s tor ,  wi thout  which the output of t he  se r i e s  r egu la to r  
would remain a t  0 v. .The h igh  loop  ga in  of  the  regula tor  resu l t s  in  a 
55 
I 
low output impedance, which reduces the shunting effect  of R411to a 
negligible value. R 4 l l  also conducts part of the load current,  reducing 
%he load on Q406. 
R416 prevents  accidental  shorts  of  the 5 v o r  12 v supplies from 
burning out Q405 o r  the base-emitter junction of Q406. Similar pro- 
tection could have been achieved by connecting the collectors of Q405 
and Q406 together ,  but  then the input  to  the ser ies  regulator  would 
have t o  be 0.6 v l a rger  to  take  care  of  the  addi t iona l  base-emi t te r  
drop  of Q405. This would have  used more power. Q406 i s  a 2N2907A i n  
a non-magnetic hat .  It was se lec ted  for  i t s  600 m a  cur ren t  ra t ing  f o r  
use as the  se r i e s  r egu la to r  a t  85 ma. 
LIST OF MAIN SCHEMATICS 
Figure 
4.6 
4.7 
4.9 
4.11 
4.13 
4.15 
4.17 
4.19 
4.22 
4.24 
4.26 
4.28 
4.30 
4.35 
4.37 
4439 
- page 
Frame A ......................................... 64 
Frame B ......................................... 66 
Front End ....................................... 69 
IT Amplifier .................................... 71 
Reference  Oscillator ............................ 73 
Phase Detector .................................. 75 
Voltage  Controlled  Oscillator ................... 77 
VCO and Fourth Mixer ............................ 79 
b o p  Difference  Amplifier ....................... 81 
IF Switch ....................................... 83 
Modulation  Phase Comparator, Section I .......... 85 
Modulation  Phase  Comparator,  Section I1 ......... 87 
Analog  Gates  and  Gate Selector  .................. 89 
Counter  Register ................................ 95 
Sample and Hold ................................. 97 
Power Converter ................................. 99 
SPECIAL TRANSISTOR EQUIVAT;ENCE TABLE 
Non-inagnetic 
hat  vers ion Standard  version  Manufacturer 
s7200 2N915 Fairchi ld  
s7201 2N918 Fairchi ld  
SPg458-2 2N2483 Fairchi ld  
SM6316 2N2432 T I  
SM6415 2 ~ 2 8 6 1  T I  
343577 2N2907A Motorola 
The printed circuits are labeled: "Wiring Side.  Components a r e  
as seen through wiring side." The components s ide  of t hese  c i r cu i t s  a r e  
foamed. So t h e  c i r c u i t s  are shown from the wiring side,  with the compo- 
nents superimposed t o  show the i r  loca t ion  for  c i rcu ik  t rac ing .  S ince  the  
p r in t ed  c i r cu i t s  are iden t i ca l  on both s ides ,  this  was achieved by pr in t -  
ing photographs of t h e  components s ide  backwards. 
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Figure 4.2 - Location of the  Subassemblies in the  Receiver 
Figure 4.3 - The Front End with the Cover O f f  
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PIN NO. 
1 
2 
3 
4 
2 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
92 
33 
34 
35 
36 
, 37 
SPACECRAFT CONNECTOR J 1 
FUNCTION 
+28 v dc spacecraft  power i n  
Return 1 
Chassis ground 
Chassis ground 
Frame rate pulse 
Eng. sub  frame rate pulse 
Chassis ground 
Shif t  pulse  
Word ra te  pu lse  
Chassis ground 
Return 29, 30 
Chassis ground 
Return 32 
Chassis ground 
Format D analog output 
Sci. subcom analog out (words E7 and 
El5)(Modulation phase) 
Analog out sc.i. subcom  word 2 
(49.8 Mc c a r r i e r  ampl. and look s t r e s s )  
Chassis ground 
Digital  output (counter out)  
Sun pulse 
Return 20 
16.384 kc clock pulse 
Return 22 
Return 5,  6, 8,  9, 25 
Sci. sub frame rate pulse 
Word gate  
Return 26 
Chassis ground 
512 bps s t a t e  
Format D s t a t e  
Chassis ground 
Calibrate pulse 
Chassis ground 
Return 15, 16, 17, 35 
Analog out sci .  subcom word 11 (423.3 MC 
c a r r i e r  ampl. and loop stress) 
Chassis Ground 
Return 19 
CONNECTS TO 
Power converter 
Power converter 
Counter register 
Counter register 
Counter register 
Sample and hold 
Ground 
Ground 
Sample and hold 
Mod. phase comp. I1 
Analog gates  
Counter register 
Sample and hold 
Ground 
Mod. phase cornp. 11 
Ground 
Ground 
Analog gates  
Counter register 
Ground 
Sample and hold 
No connection 
IF switch 
Ground 
Analog gates  
Ground 
Note: A l l  Returns,  except  Return 1, are connected t o  Chassis Ground. 
r r sb l c  4.1 - Pin Connections for the Ekternal Connectors 
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GSE CONNECTOR J 2 
-. ~~ 
PIN NO. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
1 4  
15 
FUNCTION 
+12 v 
c2.5 v 
Chassis ground 
Analog out sci .  subcom word 2 
(49.8 Mc c a r r i e r  smpl. and loop stress ) 
Format D analog output 
423.3 Mc loop phase det. x 1/10 
Word gate  
Eng. sub frame rate pulse 
+5 v 
-3 v 
Analog out  sci .  subcom word 11 
(423.3 Mc c a r r i e r  ampl. and loop  s t ress )  
Sci. subcom analog out (words E7 and 
El?)(Modulation phase) 
49.8 Mc loop phase det. x 1/.10 
Digital output (counter out) 
Shif t  pulse  
CONNECTS TO 
Power Converter 
Power Converter 
Analog gates  
Sample and hold 
Mod. phase det.  I 
(100B) 
J 1; counter  regis ter  
J 1; counter  regis ter  
Power converter 
Power converter 
Analog gates  
Mod. phase comp. I1 
Mod. phase det.  I 
( lOOA ) 
Counter r eg i s t e r  
J 1; counter  regis ter  
J 3 ANTENNA CONNECTOR 
. -~ 
- F'UNCTION CONNECTS TO 
__ ~ ~" 
49.8 Mc antenna input Front end 
J 4 ANTENNA CONNECTOR 
FUNCTION CONNECTS TO 
423.3 Mc antenna input Front end 
+ I2 \  
+5V 
GRD 
49.8 MC LMP 3TRES'i 
49.8 MC CATZRlER RH. 
423.3MC LOOP STRE5 
4 2 3 . 3  MC CARRIER hM. 
423.3MC LOOP PAISE DE 
49.8 MC LOOP PHASE DE 
Af PHASE DET 
FRAME 
'B' - 
1116-1- 
138-1 . 
1168- I 
F L l B  
FLZE 
Tl'20. 
T36- 
T78- 
TP B 
T6  0 
T 5  B 
1 4 0  
T I00  
-F 
Jl2B "3= 
-J136 
J156 
"JIBB 
Jl9A 
J IBB 
J 1 9 A  
J 19B 
::I 
- I Z A -  
- 701 PI41 
-703 
Figure 4.6 - Frame A Wiring  Diagram 
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49.0 MC CHAN 
T ISA 
J17A AAA w GRD 
J178 JIB& w 
FLSA FLbA 
+IZY +Yv 
r 
w I& 
INTERCONNECT Ch8LE 51- O f  CHASSIS 
(REF DWG E-4732-2) 
423.3 MC CWAN 
PHY51CAL LOCATION OF WIR\NG CONPONENTS 
(NO SCALE) 
-402 
(+SVJ 
- 405, 
(- 3v.  
- 403 
32.51 
-407 
* 406 
:w 
,GKD: 
:(42?L 
'IT 5 
boo 
" 
" 
" 
I" 
1" 
" 
" 
I 
- TEST PO\NT 
Figure 4.7 - Frame B Wiring  Diagram 
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INTERCWNECT CABLE 5IDE OF 
(PEF DclG R - 4 1 3 4 - 3 )  
MDDULRT\ON PHASE 
COMPARATOR 
- - -  
ELEV. VIEW OF 
4 
PUR N P R Y  SECTION 
I 
COUNTER REGIZTEP 
304 
1 I I 
PHYSICAL LOCATlON OF WIRING COM?ONENTS 
(NO SCALE) 
Figure 4.8 - Pictor ia l  Diagram of the  Front End 
68 
Z Q O V  2001 
L 
Figure 4.9 Front End 
Figure 4.10 - P i c t o r i a l  Diagram of t h e  IF  Amplifier 
Figure 4.11 I. F. Amplifier 
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Figure 4.12 - 
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Pic to r i a l  Diagram of the Reference Osci l la tor  
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Figure 4.13 Reference Oscillator 
Figure 4.14 - P i c t o r i a l  Diagram of t h e  Phase Detector 
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Figure 4.15 Phase Detector 
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Figure 4.16 - P i c t o r i a l  Diagram of the Voltage Controlled Oscillator 
Figure 4.17 Voltage Controlled Oscillator 
I 
E502 
E308 
Figure 4.18 - Pictorial Diagram of t h e  VCO and Fourth Mixer 
I 
Figure 4.19 VCO and Fourth Mixer 
VCO CONTROL 
Figure 4.20 - minted  Ci rcu i t  of t h e  Loop Difference Amplifier 
f o r  t h e  49.8 Mc channel - Wiring Side 
Components a re  as seen through the wiring side. 
Figure 4.21 - Printed Circui t  of t he  Loop Difference Amr 
f o r  t h e  423.3 Mc channel - Wiring Side 
Components a re  as seen through the wiring side. 
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Figure 4.22 Loop Difference Amplifier 
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Figure 4.23 - Printed Circui t  of t h e  Switch Portion of t h e  
I F  Switch - Wiring Side 
Components are as seen through the wiring side. The control  
portion of t h e  IF switch i s  par t  of t he  p r in t ed  c i r cu i t  i n  
Figure 4.29, page 88. 
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Figure 4.24 IF Switch 
Figure 4.25 - Printed Circui t  of t h e  Modulation Phase 
Components are as seen through the wiring side. 
Comparator, Sect'ion I - Wiring Side 
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Figure 4.26 Modulation Phase Comparator Section I 
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Figure 4.27 - Printed Circui t  of t h e  Modulation Phase 
Comparator, Section I1 - Wiring Side 
Components a r e  as seen through the wiring side. 
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Figure 4.28 Modulation Phase  Comparator Section I1 
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Figure 4.29 - Printed Circui t  of  -the Analog Gates and Gate 
Selector,  and the Control Portion of t h e  IF Switch - Wiring Side 
Components are as seen through the wiring side. 
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Figure 4.30 Analog Gates and Gate  Selector 

SNR510 Flip Flop 
SNR.514 Two NOR/NAND 
SNR517 Clock Driver 
Figure 4.31 - The Three T I  SNR5l Series  Integrated Circui ts  
used i n   t h e  Counter Register 
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Figure 4.32 - The Four Types of Printed Circui ts  Boards 
used i n  the Counter Register 
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Figure 4.33 - Counter Register Boards A-E 
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Figure 4.35  Counter Register 
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Figure 4.36 - Pr in ted  Ci rcu i t s  of t h e  Sample and Hold - Wiring Side 
Compone3ts a r e  as seen through the wiring side. 
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Figure 4.37 Sample and Hold Circuit 
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Figure 4.38 - Power Converter 
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Figure 4.39 Power Converter 

The r e c e i v e r  i n  i t s  present form works very well; indeed it w a s  
trouble-free even during the preliminary integration tests. If a re- 
design were contemplated, t o  meet new s c i e n t i f i c  o r  spacecraft  require- 
ments, there  are a f e w  minor areas that  could be improved. These points, 
which have been found and explored as time would permit since the design 
freeze, are d iscussed  in  th i s  sec t ion .  
3.1 - 7 Mc Reference Oscillator 
The 7 Mc IF s igna l  of t h e  49.8 Mc channel phase modulates the 7 Mc 
reference osci l la tor  through the phase detector.  The magnitude  of t h i s  
modulation is  multiplied by 18 in  the  loca l  o sc i l l a to r  mul t ip l i e r  cha in  
f o r  t h e  423.3 Mc channel. When noise i s  the  predominant component of 
t h e  49.8 Mc channel IF signal,  the strong signal loop phase detector 
output of the 423.3 Mc channel has noise added t o  it. This noise has 
a l / f  spec t r a l  cha rac t e r i s t i c  above 100 cps with the amplitude a t  
100 cps equal to  the  ampl i tude  for  no ise  a lone  in  the  423.3 Mc channel. 
This additional noise does not have any a f f ec t  on t h e  minimum 
lock  leve l  of t h e  423.3 Mc channel, probably because the noise modulation 
of t h e  423.3 Mc c a r r i e r  i s  about X3 db below the carrier,  independent of 
t he  ca r r i e r  l eve l .  The presence  of t h i s  modulation i s  undesirable, how- 
ever, because the output  of t he  423.3 Mc channel i s  noisy when it should 
be clean. 
This noise modulation can be considerably reduced by put t ing  the  
buffer amplifier between t h e  o s c i l l a t o r  and both phase detector ampli- 
f i e r s .  The change  from the present configuration i s  shown in  the  b lock  
diagram, Figure 5.1. This  change would require  that  the physical  loca-  
t i o n  of the  re ference  osc i l la tor  and the buffer  amplif ier  be in t e r -  
changed, f o r   t h e   c i r c u i t   o s c i l l a t e s  when merely rewired without reloca- 
t ion.  In  addi t ion,  the buffer  amplif ier  would have t o  be redesigned t o  
give the same output whether o r  not  the external  load was connected. A 
vol tage  l imit ing  ‘buffer   amplif ier  would f u l f i l l   t h i s  requirement. 
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Figure 5.1 - Change Proposed i n   t h e  Reference Oscillator Module 
The change from the present system i s  indicated by the  addi t ion  
of t h e  heavy l i n e  and the elimination of the x-ed out l ine.  
A note on vol tage l imit ing:  The STL ad jus t ab le  co i l  forms, as 
used in  the  ou tpu t  of the buffer  amplif ier ,  have r e l a t i v e l y  low L. Hence 
C i s  la rge  (Xc = 32 ohms a t  7 Mc ). Q "-40 f o r  t h e  L, o r  the  e f f ec t ive  
shunt resistance of t he  7 Me tuned  c i rcu i t  i s  X Q = (32) (40) = 1280 ohms. 
Hence a 1 m a  current can develop only 1.28 v. A l a rge r  L i s  necessary t o  
make voltage l imiting possible without excessive (> 2 m a )  amplif ier  dc 
current. 
C 
5.2 - 31.9 MC VCO 
The VCO i s  extremely sensitive t o  power supply voltage changes; 
approximately 1300 cps/v for t he  5 and TOO cps/v for the  12  v supply. 
For comparison, t h e  VCO control input has a s e n s i t i v i t y  of  950 cps/v. A 
voltage step of 0.8 mv on t h e  5 v supply causes a step of phase error of 
0.5 radian a t  t h e  423.3 Mc channel loop phase detector output. 
This problem was so lved  in  the  present  rece iver  by the use of an 
102 
extremely stable power supply. A decrease of the V C O ' s  s e n s i t i v i t y  t o  
power supply voltage changes would be the next  logical  s tep.  
This could be accomplished by providing a local  zener  regulated 
5 v supply for t h e  VCO t r a n s i s t o r  and could bias one end of the Varicaps 
(see Figure 5.2). The control  end of the Varicaps would then be a t  
ground l e v e l  as would the loop phase detector and the  loop  amplif ier  
outputs. Thus, t h e  VCO would  be independent of steps on t h e  common 5 v 
supply. The loca t ion  of  the  VCO control voltage around ground level 
reduces  the  vol tage  leve l  t ransfer  c i rcu i t  for t h e  l o o p  s t r e s s  t o  a 
simple divider. 
[ T e V C O  CONTROL 
Figure 5.2 - Proposed 3l.,9 Mc VCO Circui t  
Temperature compensation i s  not shown. 
Loading of t h e  VCO col lector  c i rcui t  should be increased so  t h a t  
small changes in  tun ing  due to  co l l ec to r  vo l t age  changes have a smaller 
e f f ec t  on the  phase of the  co l lec tor  s igna l ,  and hence on the frequency of 
t h e  VCO. 
The autoformer ( ~ 8 0 7 )  could be removed i f  the  c rys ta l  ho lder  capa- 
c i t y  were controlled by a neutralizing type capacitor,  and the impedance 
l e v e l  were modified by changing the Varicap s ize .  Replacement of  the 
autoformer with capacitors might very w e l l  make t h e  VCO more s table  with 
temperature and easier to adjust .  
5.3 - Phase Detector Driver Amplifiers 
The phase detector drivers (Q901,  Q903 in  F igu res  4.13 and 4.15) 
&raw approximately 5 m a  per stage. The co l lec tor  swing is  l e s s  t han  
t h e  m a x i m u m  ava i lab le  and an increase i n   t h e   c o l l e c t o r   l o a d  impedance 
would a l low th i s  cu r ren t  t o  be reduced.  Secondly, t h e  470 ohm collec- 
t o r  decoupl ing resis tor  has  a voltage drop of 2.5 v and could be re- 
placed by a choke,thus saving 12.5 mw per phase detector driver or a 
t o t a l  of 50 mw secondary power f o r  the  4 phase detectors used i n   t h e  
receiver.  
5.4 - Af Phase Detector 
This circuit  causes cross coupling between channels of about -60 db. 
The cross coupling path i s  between t h e  second mixers v i a  t h e  VCO con- 
nection through the &? phase detector  in  the VCO and four th  mixer module 
(Figure 4.19). The VCO's  do not pull each other. 
While t h e  c i r c u i t  works sa t i s f ac to r i ly ,  a decrease in  cross  coup- 
l i n g  might be obtained by capaci ty  neutral izat ion of  the Af phase detec- 
to r  ampl i f ie rs ,  Q502 and &5O3 i n  Figure 4.19. Less advisable i s  t h e  
inser t ion  of an at tenuator  between t h e  VCO s igna l  and the base of the 
Af phase detector amplifier.  
5.5 - Front End 
The image response of the 423.3 Mc channel i s  -4 db. If t h e  
image response were decreased, the noise figure would be decreased by 
a s  much as 1.4 db. A decrease in  image response between t h e  FF stage 
and t h e  f irst  mixer would be more effect ive in  decreasing noise  f igure 
than a decrease  in  the  image response before the EIF stage. 
The in t e r f e rence  in  the  423.3 Mc channel from t h e  49.8 Mc channel 
i s  about -66 db and about -72 db in  the opposi te  direct ion.  Since the 
noise temperature (including comic noise) of the 49.8 Mc channel i s  
7.5 db la rger  than  for  the  423.3 Mc channel, t h e  49.8 Mc s igna l  w i l l  be 
about 10 db l a rge r  t han  the  423.3 Mc signal.  Hence, i n  ac tua l  ope ra t ion  
the  in t e r f e rence  in  the  423.3 Mc channel from t h e  49.8 Mc channel w i l l  
be -56 db. 
Though t h i s  amount of cross t a l k  i s  su f f i c i en t ly  low, conseha t ive  
engineering practice makes improvement desirable.  A -70 db cross coup- 
l i n g  at 24.9 Mc e x i s t s  between the  co l lec tor  c i rcu i t s  of  the  two first 
mixers, which i s  equal i n  both directions.  The 26 db gain of t h e  49.8 Mc 
channel v s t h e  18 db gain of the 423.3 Mc channel could account f o r  t h e  
difference  in   cross   coupl ing  referred t o  t h e  RF input. If increased 
decoupling of the power supply leads does not help, division of t h e  
f ron t  end in to  two separate modules should. 
5.6 - F e r r i t e  Tuning Slugs 
Indiana General Q-3 fer r i te ,  used  for  the  tun ing  s lugs  in  a l l  t h e  
STL adjustable inductors decreases in p below room temperature. Q-3 has 
a po = 16. Siemans fe r r i te  tun ing  s lugs  made of U l 7  o r  20Kl2 f e r r i t e  
change very l i t t l e   i n  po over -65" t o  +lOO°C. U l 7  has a p = 10 and a 
frequency range of  10 t o  220 Mc.  20K12 has a po = 24 and a frequency 
range of 3 t o  40 Me. The adjustable inductors could use tuning slugs 
made of t h e s e  f e r r i t e s .  Siemans tuning slugs come i n  a range of sizes, 
but with millimeter threads. This i s  no problem, however, s ince  the  
STL inductor forms are custom made. 
0 
0 
5.7 - IF Switch 
If the cross coupling between channels were decreased i n  t h e  f r o n t  
end, t he  IF switch  cross  coupling would dominate.  Part a€ t h i s  c ros s  
coupling path i s  through magnetic coupling of the 100 ph inductors. These 
can be changed t o  a 39 ph choke, which i s  self  resonant a t  t h e  I F  switch 
operating frequency of 24.9 Mc. Alternatively, they could be replaced 
with toroidal inductors which would have l e s s  mutual coupling. 
The bes t  loca t ion  for  the  IF  switch is  i n  t h e  f r o n t  end, instead 
of i t s  present location. There i s  su f f i c i en t  empty space in  the  p re sen t  
f ron t  end and the layout  would require  less cables, one less uni t ,  and 
two less  inductors  (I201 and S O 4  i n  Figure 4.24) and would probably 
have less cross coupling. 
5.8 -.Sample and Hold 
If t h e  a n a l o g  t o  d i g i t a l  (A-D) converter  in  the spacecraf t  quan- 
t i z e d  more quickly, i.e., fast wi th  r e spec t  t o  the  10 cycle bandwidth of 
t h e  sample and hold data,  the sample and ho ld  c i r cu i t  would not be neces- 
sary. The A-D conver te r  in  the  spacecraf tor ig ina l ly  ran  at 1024 bps 
(16 m s  conversion time), independent of t h e  b i t  rate being transmitted by 
the  spacecraf t .  During  development,  however, six gates  were eliminated 
t o  "simplify the spacecraft ,"  result ing in the converter running a t  the  
prevailing spacecraft data system rate (as slow as 64 bps for our use, or 
about 100 m s  conversion time). 
An a l t e rna t ive  would be t o  use an individual A-D converter with con- 
vers ion  t ime suf f ic ien t ly  shor t  to  be able  to  dispense with the sample 
and hold circuit. This converter could be used f o r  a l l  the experiment's 
analog data.  This alternative i s  even more a t t r a c t i v e  i n  view of t h e  
f a c t  t h a t  t h e  Jet  Propulsion Laboratory had mysterious offset voltages 
with analog data wires running t o  a cent ra l  A-D converter in Mariner I1 
(Venus probe). A s  a consequence, they have  changed t o  a vol tage to  t ime 
interval  converter  in  each experiment  in  la ter  spacecraf t  and a l l  s ignals  
are transmitted through dc isolated pulse transformers on twisted pairs .  
While t h e  sample and hold  c i rcu i t  works wel l  for  the  present  
experiment, it depends on high impedance (44 M )  and high hFE at low 
IC (0.1 pa) .  The block  diagram  of  an improved c i r c u i t  i s  shown i n  
Figure 5.3. In  th i s  c i r cu i t ,  t he  vo l t age  s to red  i s  that necessary t o  
make the output  equal  to  the input .  Dc o f f s e t  i n  t h e  sample driver,  
sample switch o r  hold amplif ier  are  of no importance. 
INPUT 0 
DIFFERENCE 
AMPLIFIER 
- OUTPUT -i 
I I 
HOLD AMPLIFIER 
AMPLIFIER 
SWITCH 
HOLD 
- - 
Figure 5 - 3  - Proposed Sample and Hold Ci rcu i t  
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The a c t u a l  c i r c u i t  i s  described in Reference 4. The circui t  descr ibed 
samples 0 t o  6 v i n  1 ps anti holds  for  1 sec, a l l  to  an accuracy of 
0.1 percent. 
5.9 - T I  SNR31 Integrated Circui ts  
The in tegra ted  c i rcu i t  capac i tors  are reverse biased diodes. 
These capacitors w i l l  conduct, i f  they are forward biased causing pulses 
t o  come out  of inputs,  in some cases. The capac. i tors  a lso increase in  
capacity, as the vol tage across  them is  decreased. 
Al o r  many of  the components a re  insu la ted  from the  bas ic  sili- 
con s l i c e  by reverse biased diodes. The bas i c  s i l i con  s l i ce  i s  connected 
t G  ground. Hence, each point i n  t h e  c i r c u i t  i s  clamped t o  ground through 
a reverse biased diode. 
The designer  of  the integrated circui ts  a t  T I  s a i d  t h a t  t h e  u n i t s  
work best  when they are connected t o  okher SNR51 units.  This i s  why 
i n  some places  an extra  amplif ier  using one half  of an SNR'jais used. 
He w a s  very hesitant to say anything about ripple counters (the 
type  used  in  the  counter  reg is te r ) .  The SNR5lO f l i p  f l o p s  a r e  suscep- 
t ib le  to  overdr ive  (c lock  pulse  la rger  than  the  res i s tor  ga te  leve l ) ,  
SO t h a t  i f  t h e   f l i p   f l o p   d r i v i n g  a clock input had a larger  s ignal  than 
the  f l i p  f lop  be ing  d r iven  (which g a t e s  i t s e l f ) ,  it might not count. 
The use of a common clock s ignal  for  a l l  t h e  f l i p  f l o p s ,  which could be 
made smaller  than the smallest gate input, o r  clamping a l l  the  s igna ls  
with external diodes w a s  strongly suggested. To obtain a counter with 
a common clock, a maximal l eng th  sh i f t  r eg i s t e r ,  o r  a gated counter 
could be used. 
?'he ripple counter used in the counter register does not work over 
the rated temperature range (-40" t o  +80°c) a t  a supply voltage of 6 v. 
However, it does work at the supply voltage of 2.5 v. It is  suspected 
that the reverse biased diodes connected between a l l  points  and ground 
cl ip  the negat ive going s ignal  of  the R-C ga3e thus, i f  both gates are 
overdriven, both R-C gate outputs become equal, and the f l i p   f l o p  can 
remain i n  i t s  or iginal  s tage.  A t  lower supply voltages,  the differences 
between t h e  f l i p  f l o p  o u t p u t s ,  which are due t o  unequal  col lector  res is-  
t o r s  (- 20 percent tolerance) and loads, are smaller than  the  0.6 v re- 
quired t o  overcome t h e  grounded reverse biased diodes.  In addition, 
there  i s  a fract ion of  the clock pulse  s ignal  lost  across  the R-C gate 
capacitors which would absorb some of the overdrive. 
+ 
5.10 - Loop Difference Amplifier 
The output of the loop difference amplifier i s  current  l imited a t  
+ - 2 v r e l a t i v e  t o  t h e  5 v supply. This i s  t o  keep from los ing  the  
74.7 Mc s igna l  by driving it beyond t h e  6 kc 3 db bandwidth of t h e  
74.7 Mc c r y s t a l  f i l t e r .  The VCO has a nominal s e n s i t i v i t y  of 950 cps/v 
which i s  mult ipl ied by three  in  the  der iva t ion  of  the  74.7 Mc signal.  
When the output of the amplifier nears i t s  Ifmit ,  it has insuf- 
f i c i e n t  dynamic current  to  dr ive the feedback network. The dynamic 
current required equals the current through the input resistor (EO3, 
Figure 4.22) for the - 1.5 v input signal.  When the amplif ier  limits, 
the input signal feeds forward through the feedback network t o   t h e  VCO 
control input causing a false lock condition due both t o  modulation of 
the  VCO a t  the beat frequency and t o  phase shift  throughout the phase 
lock loop. The false lock prevents the output of t h e  loop difference 
amplifier from ge t t ing  any nearer  the - 2 v limit. See  Reference 5 fo r  
a der ivat ion of  the false  lock condi t ion.  The current of the output 
stage was increased from 200 t o  600 pa, but the output can s t i l l  o n l y  
be dr iven to  about  - 1.5 v before dynamic current  l imit ing‘begins .  
+ 
+ 
+ 
A method of obtaining an output closer to the - 2 v limit would + 
be t o  provide a larger  vol tage output  swing but t o  v o l t a g e  limit t h e  
output with back to back 2 v zener diodes (o r  equivalent)  across  the 
feedback  network  (across R209). In  th i s  case ,  the  d iodes  between the  
co l lec tors  of  the  f i rs t  stage could be eliminated. Other methods would 
be t o  u s e  a complementary pair  emitter follower output o r  a 74.7 Mc 
c r y s t a l  f i l t e r  h a v i n g  a wider 3 db bandwidth, say 10 or 12 kc. 
5.11 - Power Converter Transistor 
The 2N3037 was selected f o r  the  b locking  osc i l la tor  in  the  power 
converter, Q403, Figure 4.39, f o r  i t s  s ingular  set of charac te r i s t ics .  
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These a re :  
Parameter Value 
'BE 120 v m a x  
Fal l   t ime 200 ns max 
'CE (saturated)  0.35 v max at 150 m a  
IC 500 m a  
Power l w  
Material S i l icon  
Reason for se lec t ion  
High, to  surv ive  the  b locking  
oscil lator leakage inductance 
t r ans i en t  
Short, for low d iss ipa t ion  
I a w ,  f o r  low d iss ipa t ion  
High, f o r  t h e  peak current 
High, to  survive abuse 
Longer l i f e  
There i s  t h e  p o s s i b i l i t y  t h a t  t h i s  t r a n s i s t o r  may burn out when 
the  power converter output i s  disconnected or shorted. This was t h e  
bes t  t rans is tor  ava i lab le  a t  the  time, but a stronger transistor should 
be more r e l i ab le .  If such a t r a n s i s t o r  i s  found, it could also be used 
to  rep lace  the  2N3038 used for  Q404. 
5.12 - Measurement of &€ without an Offset Frequency 
A more sophisticated technique of counting the A f  i s  t o  use an 
up-down counter, and a of detector  which a l s o   t e l l s  whether t h e  3 i s  
posi t ive or negative frequency. Positive frequency can make the counter 
count up, and negative frequency can make the counter count down. 
With the  neqr up-down counter scheme, a frequency bias w i l l  not have 
t o  be added a t  the  ground based transmitters t b  determine the sign of the 
carrier frequency difference (Af  ). Also, in  the  present ly  used  scheme, 
a phase noise pulse larger than the hystersis of the level detector 
(about 0.6 radian)  w i l l  cause an extra count. With t h e  up-down counter, 
a phase noise pulse w i l l  not cause an unwanted count unless the phase 
lock loop skips a cycle. The  up-down counter scheme, o u t l i n e d  i n  
Figure 5.4, could be made from T I  in tegra ted  c i rcu i t s .  
Figure 5.5 shows the posit ion of the Af vector which rotates about 
the  or ig in .  The project ion of  the vector  on the  l eve l  de t ec to r  axis i s  
the output of the level detector phase detector.  The project ion of t h e  
vector on the  ga t e  axis i s  the output  of the gate phase detector.  When 
49.8 Mc 
vco GATE 
-TRANSMISSION THRU GATES 
PHASE z - 423.3Mc 
WHEN  CONTROL IS POSITIVE 
DET CHAN 
4 POSITIVE 
GOING CONTROL 
1 1 
-a - LEVEL - GATE - ~ UP 
DET 
DOWN DET 
LEVEL 
f +kf9 DETECTOR t COUNTER P H ASE - UP-DOWN 
- - 
GOING 
OUTPUT 
Figure 5.4 - Proposed Af Phase Detector with an Up-Down Counter 
a )  Af Vector f o r  b )  Af Vector f o r  c )  nf Vector  passing 
positive  frequency  n gative  frequency  through  negative 
gate  axis  
Figure 5.5 - The Af Vector f o r  Several Conditions. 
the vector  rotates  in  the posi t ive direct ion (counter-clockwise)  through 
the posi t ive gate  axis ,  Figure 5.5a, t he  project ion on the  leve l  de tec-  
t o r  ax i s  goes from negative to  pos i t i ve ,  which produces a positive going 
output from the  l eve l  de t ec to r .  The project ion of the  vec tor  on the gate  
ax is  i s  posit ive,  so  the positive going output goes through the gate and 
i s  added in  the counter .  
When the vector  i s  ro ta t ing  in  the  nega t ive  d i rec t ion  through the  
posit ive gate axis,  Figure ?.5b, the  pro jec t ion  on the  l eve l  de t ec to r  
axis goes from posi t ive to  negat ive,  which produces a negative going 
output from the level detector.  The project ion of the vector  on the  
ga te  ax is  i s  posit ive,  so the negative going output goes through the 
gate and i s  subtracted in  the counter .  
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When the vector crosses through the negative gate axis, Figure 5. 
5c, t he  con t ro l  t o  the  ga t e s  i s  negative, and the output of t h e  l e v e l  
detector does not go through the gates. Thus the  l eve l  de t ec to r  goes 
through  the  opposi te   t ransi t ion  than it did when the  vector  w a s  going 
through the posi t ive gate  axis but t h i s  ou tpu t  i s  inh ib i ted  from being 
counted. 
5.13 - Modulation Base Measurement 
The modulation phase measurement can be somewhat improved or it 
can be replaced by a radically different technique. 
Sl ight  modif icat ions to  the present  scheme would be t o  combine t h e  
low and high pass sections of the 8 kc f i l t e r ,  F igu re  4.26, i n to  a s ingle  
f i l t e r  and to  e l iminate  the emit ter  fol lower between sections.  The  same 
thing could be  done f o r  t h e  500 cps f i l t e r .  I n  f a c t ,  t h e  s p e c t r a l  den- 
s i t y  of the noise goes up only about 1.5 db i.f t h e s e  f i l t e r s  a r e  e l i m i -  
nated altogether,  but the rms noise a t  t h e  synchronous detector  i s  
larger .  If the  f i l t e r s  are eliminated, only a synchronous detector  i s  
necessary, i.e.,no 8 kc t o  500 cps mixer i s  needed, but  the s ignal  
feeding the synchronous detector  must be the "exclusive or" product of 
the  5013 cps f l i p   f l o p  and t h e  8 kc f l i p  f l o p .  
The ac amplifier could be modified t o  provide a higher voltage 
ou!.:p~t.~ t h u s  . the amplifier could have more gain without saturat.ing. A 
higher gain de amplif ier  might be desirable  to  provide a lower s t a t i c  
phase errorg especial ly  a t  Low signal  levels .  Some other  form  of VCO 
might be more s tab le .  The noise bandwidth of the phase lock loop might 
be reduced. The dc amplifi.er following the phase detector (Figure 4.28) 
could be a d.ifference amplifier feedback type, using 3 or 4 t r ans i s to r s .  
The present scheme is  sensi t ive to  the noise  centered around both 
input frequencies, 7.692  and  8.692 kc. Some method might be devised 
t h a t  would be sens i t i ve  to  the  no i se  on ly  around the frequency to  which 
it i s  locked. 
A radical  departure  from the  method presently used t.0 determine 
t h e  phase of the modulation would be t o  make t h e  comparison before the 
IF cryst.al f i l t e r .  The bandwidth i s  wide here, allowing high frequency 
I "" 
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or high frequency content signals to be compared. In  addi t ion ,  the  
phase slope i s  very small, which would el iminate  the need for  the IF 
switch t.0 c a l i b r a t e  t h e  r e l a t i v e  phase through the two channels. 
A technique for accomplishing comparison of the incoming modula- 
tion with the expected modulation by the use of wideband modulation 
w a s  developed a t  Jet Propulsion Laboratory; see References 6 and 7. 
The technique i s  t o  c o r r e l a t e  t h e  incoming s ignal  with a l o c a l  model of 
the expected signal.  When they match, the correlator  output  i s  maximum. 
While th i s  could  be used with sinusoidal signals, JPL has developed a 
d i g i t a l  s i g n a l  which i s  orthogonal t o  i t se l f  in  auto correlat ion every-  
where except  over - 1 bi t  length .  Over these two bi t  lengths ,  it has 
a triangular auto correlation function. 
+ 
This  d ig i t a l  code i s  ca l led  a pseudo random code. O f  t h e  many 
d i g i t a l  codes available which have this type of orthogonality,  there i s  
one, t h e  m a x i m a l  l eng th  sh i f t  r eg i s t e r  code;which i s  generated with 
simple logical operations and a s e r i a l  s h i f t  r e g i s t e r .  A code length 
equal   to  2 - 1 characters  i s  possible   for   an n b i t  s e r i a l  s h i f t  
reg is te r .  
n 
The use of  t h e  pseudo random code f o r  measurement of group delay 
will allow high resolution by using a short  bi t  length,  and w i l l  
resolve ambiguity by use of a code longer than any possible group 
delay. The bi t  length probably w i l l  be l imited by t h e  100 t o  200 kc 
bandwidth of t h e  400 kw VHF (20 t o  55 Mc) t ransmit ter .  
A boras  with this  scheme i s  t h a t  t h e  IF c r y s t a l  f i l t e r  can be 
narrowed down t o  something l i k e  a 2 kc bandwidth from the present  45 kc. 
This w i l l  reduce the n i s  n o i s e  a t  t h e  phase detector, although the 
power spec t ra l  dens i ty  w i l l  remain the  same. The narrowing of t he  IF 
c rys t a l  i s  permissable because the modulation i s  used before the IF 
c r y s t a l  f i l t e r .  
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APPENDIX A 
TIECEIVER  PHASE LOCK LOOP PERFORMANCE 
A.l - Anticipated Received Signal Level a t  the Receiver 
The Stanford receiver  i s  a l imi t ing  rece iver  which has about 30 db 
excess gain over that  needed t o  limit on noise alone. Therefore, only  
s igna l - to-noise  ra t ios  are important,  not absolute signal levels.  The 
basic  equat ion for  received s ignal  levels  in  the l ine of  s ight  s i tuat ion 
i s  : 
'T GT *R 
4fiR 
P =  R 2 
P = received power a t  the  inpu t  t o  the  r ece ive r  (watts) 
P = t ransmit ted power (watts) 
G = power gain of the transmitt ing antenna over isotropic 
A = area  of the receiving antenna (m ) 
R = distance between transmitt ing and receiving antennas (m) 
R 
T 
T 
R 
2 
For t h i s  experiment, there i s  a 150 foot parabolic antenna on t h e  
ground and the equivalent of a dipole antenna on the spacecraf t .  The 
power gain of a parabola i s :  
G = - - =  44r 4Jc (Jcr T 2, 
A2 A2 
= a rea  of trnsmitt ing antenna (m ) 2 
r = radius  of T ( d  
h = wavelength of transmitted frequency (m) 
The area of a dipole, which has a power gain of G = 1.64, i s :  R 
A - 1  
I 
Inse r t ing  the  expres s ions  for G and % i n to  eq .  (1) T 
C o n v e r t i n g  t h i s  t o  db form: 
PR (dbm) = PT (dbm) - 20 l o g  R + 20 l o g  r - 3.87 T (2 1 
The ac tua l  va lue  o f  P i s  less than  ca l cu la t ed  by eq. ( 2 )  due t o  R 
t h e  f o l l o w i n g  f a c t o r s :  
1 db t r a n s m i t t i n g  t r a n s m i s s i o n  l i n e  loss 
3 db t r ansmi t t i ng  an tenna  ape r tu re  e f f i c i ency  
3 db loss because  c i r cu la r  po la r i za t ion  i s  t r ansmi t t ed  and  l i nea r  
p o l a r i z a t i o n  i s  received. Circular p o l a r i z a t i o n  i s  requi red  
for one experiment goal of the experiment and t o  i n s u r e  t h a t  
Faraday fading does not  adversely affect  the received s ignal  
l e v e l .  
7 db t o t a l  a d d i t i o n a l  r e d u c t i o n  i n  P R 
Subs t i tu te  the  fo l lowing  va lues  and  the  7 db add i t iona l  r educ t ion  
of P i n t o  eq. (2):  R 
Pr (423.3 Me) = 30 kw = 74.77 dbm 
PT (49.8 Me) = b O k w  = 86.0 dbm 
r = 22.9 m f o r  t h e  S t a n f o r d  1-50 f o o t  d i s h  T 
PR (423.3 Me) = (86 dbm - 20 l o g  R + 27.2 - 3.87) - 7 
= 102.3 - 20 l o g  R (dbm) 
pR (423.3 MC ) ( rece ived  power by a d ipo le )  vs. range i s  p l o t t e d  in 
Figure A. 1. 
PR (49.8 Me) = (74.77 dbm - 20 l o g  R + 27.2 - 3.87) - 7 
= 91.1 - 20 l o g  R (dbm) 
P (49.8 Mc) ( rece ived  power by a d ipole)  vs .  range  i s  p l o t t e d  i n  
Figure A.2. This  i s  t o t a l  r e c e i v e d  power. The c a r r i e r  i s  modulated f o r  
the group path experiment ,  and half  the power goes into the s idebands 
R 
A - 2  
while half remains i n  t h e  c a r r i e r .  That is, t h e  c a r r i e r  power i s  3 db 
lower  than  the  total   received power, . This  reduction  of  carrier 
power i s  taken into account by the expressions for the phase lock loop 
performance, Section A. 4. 
pR 
A.2 - Equivalent ~~. . .  Input . . . . - Noise - - . Temperature  of t h e  Two Receiver  Channels 
Input noise due t o  t h e  r e c e i v i n g  system: 
Tout Tref +- TA Noise  Figure = NF = -- -  rn rn A re f  ref A. 
TA - Tref (NF - 1) 
Glead- i n  Glead- i n  
-  
Tout 
Tref 
TA = temperature added to  ampl i f ie r  input  'by the amplif ier  ( O K )  
= amplifier output temperature,  referred t o  amplifier input ( O K )  
= temperature of reference source = 293'K for  noise  f igure 
measurements 
= temperature  referred to  antenna terminals ,  without  cosmic 
noise added (OK) 
Glead-   in  = gain in  the antenna coax (< 1) 
Input noise due t o  cosmic noise 
Cosmic noise, expressed i n  terms of  temperature, w a s  obtained by 
numerically integrating sky maps of cosmic noise (Reference 8 ) and 
scal ing t o  frequency using -23.2 db/decade as  the  sca l ing  fac tor  
(Reference 9). A t  423.3 Mc t h e  cosmic noise i s  about 100°K and is much 
below the receiver  noise .  
A t  49.8 Mc a 250 Mc sky map in  ga lac t ic  coord ina tes  w a s  integrated,  
frequency scaled, and weighted by the  ga in  pa t te rn  of  a d ipole  para l le l  
t o  t h e  g a l a c t i c  axis. For comparison, several lower frequency sky maps 
were frequency scaled and integrated with no weighting; then 2 db ( the  
maximum gain of a dipole)  w a s  added. The temperatures obtained by t h e  
two methods f o r  49.8 Mc were 7150°K and 8 1 0 0 ~ ~  respectively.  A t  49.8 Mc, 
8 0 0 0 ~ ~  of cosmic noise i s  used in  the  ca l cu la t ions .  
A - 3  
Figure A. 1 - 423.3 Mc Power Received by a Dipole a t  the Spacecraft vs. Range 
The r igh t  hand scale  i s  the  to t a l  no i se  power to  carr ier  plus  s ideband power 
i n   t h e  IF’ noise bandwidth of 45 kc. 
Figure A . 2  - 49.8 Mc Power Received by a Dipole a t  the Spacecraft VS. Range 
The r ight  hand scale i s  the  to ta l  no ise  power t o   c a r r i e r  plus sideband power 
i n   t h e  SF noise bandwidth of 45 kc. 
Total input noise 
Tref (m-1) 
Glead- i n  
Teq = Tant cosmic + T  
- 
+ Tcosmic (3 1 
T = t o t a l  equivalent  noise  temperature at the  antenna  terminals 
Tcosmic 
eq 
=cosmic noise temperature, discussed above 
Total noise power i n  same noise bandwidth as seen by t h e  l i m i t e r s  i n  
the receiver  
No = K T  (watts/cps ) 
eq 
pN = N~ NBW = K T NBW (watts ) 
eq 
p s t a t e d  i n  dbm form i s :  N 
p = 10 log K + 30 + 10 log Teq + 10 1% N B W  (dbm) (4)  
N 
P = t o t a l  n o i s e  power re fer red  t o  antenna terminals (watts/cps) 
N 
K = Boltzmann 's constant = 1.38 x (,joules/OK) 
No = power spectral  densi ty  (one sided, i.e. positive frequencies 
only) ( watts/cycle) 
NBW = equivalent rectangular bandwidth which passes as much noise 
a s  an a c t u a l  f i l t e r .  The NBW as seen by t h e  l i m i t e r s  i n  t h e  
receiver  i s  45,000 cps (cps ). 
T o t a l  noise Dower i n  423.3 Mc channel 
NF = 7 db = 5.0 
Tcosmic = 1 0 0 ° K  
Glead-  in = (6 f t )  (-0.13 db/ft a t  423.3 Mc) = -0.78 db = 0.84 
Inserting these values into eq.  (3): 
Inser t ing values  into eq. (4)  : 
PN (423.3 Mc) = 10 log (1.38 x 10 -23> + 30 + 10 log (1.5 x 10 + 
4 
3 
10 log .(4.5 x 10 ) 
= -228.6 + 30 + 31.76 + 46.53 = -120.3 dbm 
A - 6  
PN (423.3 Mc) of -120.3 dbm is plo t ted  on t h e  P (received power by a 
dipole ) vs . range graph f o r  423.3 Mc, Figure A. 1. R 
Total  noise power i n  49.8 Mc channel 
N F = 3 d b = 2  
T = 8 0 0 0 ~ ~  
cosmic 
Glead- i n  = 1  
Inser t ing these values  into eq. (3 ) :  
Inser t ing values  into eq. (4)  : 
PN (49.8 Mc) = 10 log  (1.38 x 10 -23) -b 30 + 10 log  (8.293 x 10 3 ) + 
10 log  (4.5 x 10 ) 4 
= -228.6 + 30 + 39.19 + 46.33 = -112.9 dbm 
PN(49.8 Mc) of -112.9 dbm i s  p lo t ted  on t h e  P (received power  by a 
dipole) vs. range graph f o r  49.8 Mc, Figure A.2. 
R 
The cosmic noise at 49.8 Mc is 14 db la rger  than  the  rece iver  
noise.  Attenuation of the signal from the antenna w i l l  not appreciably 
change the  s igna l  t o  no i se  r a t io ,  un le s s  t he  cosmic noise i s  less than 
3 db greater  than the receiver  noise .  
A.3 _- -_ - Total  ~. "- Noise .. ~ t o  . . Total ~ . Signal  Ratio (N/A) a t  t h e  Limiter Output - ~~ 
The performance calculations fo r  the  phase lock loop are i n  terms 
of t h e  t o t a l  n o i s e  t o  t o t a l  s i g n a l  ( c a r r i e r  and s idebands)  ra t io  a t  
t h e  i n p u t  t o  t h e  limiter and not i n  terms of absolu te  s igna l  leve ls  a t  
the receiver  input .  The noise t o  s i g n a l  r a t i o  i s  given on the  r igh t  
hand scale  of the  p lo ts  of  P (power received by a dipole) vs. range, 
Figures A . l  and A.2. 
Select ion -- ~ of . t h e  m a x i m u m  N/A a t  which the   rece iver  w i l l  operate 
R 
F i r s t  t h e  N/A f o r  a dipole at t h e  maximum range (0.5 AU) i s  read 
off the graphs, Figure A.1, f o r  423.3 Mc and Figure A.2 for 49.8 Mc. 
The spacecraft  antenna pattern has nu l l s  i n  it of 8 db below a dipole, 
which amplitude modulate the received signal as the  spacecraf t  ro ta tes  
a t  1 rps. A t  the  nul l s ,  the  N/A i s  increased by t h e  amount t h a t  t h e  
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gain of the  null is below  the  gain  of a dipole.  The N/A is  increased 
because  the  signal  is  reduced  by  the null ,  but  the  cosmic  noise  is 
more  isotropic,  hence  is  affected  little  by  the  directional  nulls;  the 
receiver  noise  is  not  affected by the  nulls  at  all. 
At 49.8 Mc  there  can  be  fading  on  one  of  the  characteristic  trans- 
mission  modes  through  the  ionosphere  of up  to 3 db. The N/A at 49.8 Mc 
is  increased 3 db  by  this  fading. 
Some  margin  in N/A is  added  to  allow  the  signal  to  decrease or the 
noise  to  increase  from  these  calculated  values,  and  still  have  the 
receiver  work. A t  423.3 Mc,  the  signal  can  decrease,  and  the  noise  can 
increase  due t o  an  increase  in  receiver  noise  figure. A t  49.8 Mc,  the 
signal  can  decrease,  but  the  receiver  noise  figure  would  have  to  increase 
from 3 to 11 db  to  increase  the N/A, which  is  very  unlikely.  More  mar- 
gin is, therefore,  required  at 423.3 Mc than  at 49.8 Mc. 
423.3 Mc 49.8 Mc 
N/A for a dipole  at 0.5 AU range 5.8 2.2 db 
N/A for  antenna  nulls 8 8 db 
N/A for  ionospheric  fading 0 3 db 
N/A for  margin 10 6 db 
Design  level of N/A for a mean 23.8 19.2 db 
time  of 10 hr for skipping 
1 cycle  in  the  phase  lock  loop 
The  design  level N/A above  is  what  it  should  be  with  what  is  now 
known. However,  after  the  design  freeze,  the  noise  figure  in  the 
423.3 Mc  channel  was  found  to  be  higher  than  planned, a 1 db difference 
involved  in an approximation  was  lost,  the  fading  on  the 49.8 Mc  channel 
is  less  severe  than  originally  supposed,  and  less  margin  was  included. 
A s  a consequence,  the  design  level N/A used  in  the  present  receiver is 
21 db for  the 49.8 Mc channel  and 18 db  for  the 423.3 Mc channel. 
A.4 - The Phase  Lock I ~ O D  
The  linearized  phase  lock  loop  is  shown  in  Figure A.3. 
The equations  for  the  performance  and  parameters  of  the  phase  lock 
loop  are: 
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Figure A.3 - Mnearized Phase b c k   b o p  
Laplace or Fourier transform of output phase vs. input phase 
- =  @R x(&! Bos + B:) 
@C s2 + x ( d  Bos + B:) 
Iaplace o r  Fourier transform of e r ro r  phase vs. input phase 
Ratio of amplitude of the carrier t o  i t s  design level vs.  noise power t o  
s igna l  power, (N/A l2 
x* = ( A / A ~ )  2 = 
Ihns phase noise i n  t h e  l o o p  
p t   o t  
Noise bandwidth i n   t h e  phase lock loop 
One sided power spec t r a l  dens i ty  in  the  loop o r  before the phase detector. 
This expression i s  close enough f o r  N/A > 3 db 
% o t  
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I 
Mean t i m e  t o  loss of lock 
3 db bandwidth of the output phase, QR 
3 db bandwidth of t he  loop  e r ro r  phase, ( Q  (decreases with decreasing freq. ) E 
f E 3 db = - /x(x - 1) +Jcx(x - 1)12 + x2 (cps)  BO 
235 
Amplitude of t h e  c a r r i e r  a t  t h e  phase detector output 
Loop parameter (undamped resonant frequency a t  des ign  leve l )  
Bo (-), solved from expression for 6 , once 0 i s  decided rad sec n n 
upon. x := 1 a t  design level.  
(N/A) = n o i s e  t o  s i g n a l  power r a t i o  i n  t h e  I F  noise bandwidth, Af 2 
(N1/A1)2 :: design level of (N/A) 2 
" year - f r ac t ion  of t o t a l   s i g n a l  power i n   t h e   c a r r i e r  
pt o t  
L = l imiting output amplitude (0 - pk) out of the phase detector (v) 
LS = I F  noise bandwidth (cps ) 
Select ion of the loop parameters 
F i r s t ,  t he  maximum N/A a t  which the  rece iver  i s  des i red  to  opera te  
i s  determined from the  an t ic ipa ted  s igna l  and noise levels.  This i s  
the  des ign  leve l  N1/AI. , because the performance should be optimum at 
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t h e  most diff icul t  operat ing point .  The design level  N/A w a s  determined 
in  Sec t ion  A.3 t o  be 18 db f o r   t h e  423.3 Mc channel and 21 db f o r   t h e  
49.8 Mc channel. 
Second, t h e  mean time t o  s k i p  1 cycle i s  decided upon. One day's 
operatisn, or about 10 hours, was chosen for  the Stanford receiver .  
Then 6; is  determined from the  equat ion  for  T. 6N2 is  a logarithmic 
function  of BL , so the  exact  value  of B does  not a f f ec t  6 very 
much. For BL = 100 and T = 36000 sec (10 hr) ,  6; is -8.7 db. 
L N 
With N1/A1 and T decided upon, everything else i s  determined by 
the equations. Table A . l  shows the  ca lcu la ted  performance vs. N/A f o r  
t h e  423.3 Mc channel with design level Nl/Al = 18 db. Table A.2 shows 
t h e  same th ing  fo r  t he  49.8 Mc channei with design level N /A = 2 1  db. 1 1  
- Derivation  of  the  phase  lock  loop  equations 
QR/€Jc , 6 came from J a f f e  and Rechtin  (Referencelo). QE/Qc was N 
easi ly  der ived from Jaffe and Rechtin. x = A/A came from J a f f e  and 
Rechtin with a s l igh t  cor rec t ion  from Davenport (Referencell)  (Jaffe 
and Rechtin made an approximation 4/31Z31). The quant i t ies  N and A. 
i n  J a f f e  and Rechtin have been changed t o  N and A t o  allow N t o  be 
used for one sided power spectral  density.  
1 
0 
1 1 0 
BL , N are an   ident i f ica t ion  of the  par ts   of  6 divided up i n  
0 N' 
t h e  same way as by Viterbi (Reference 12 ). Viterbi  shows (p. 1738) t h a t  
a synchrogous detector  i s  s e n s i t i v e  t o  a l l  the s ignal ,  but  to  only half  
the  noise.   This i s  not  the case for  a non synchronous detector.  The 
one sided noise power dens i ty  in  the  IF, when folded about the synchro- 
nous detector frequency i s  doubled in  dens i ty .  But t h e  phase detector 
i s  sens i t ive  to  only  ha l f  the  noise ,  so  t h e  one sided noise power den- 
s i t y  i s  t h e  same at the output of the phase detector as a t  the  input .  
T came from Viterbi, and i s  the  exac t  so lu t ion  for  a first order 
phase lock loop with zero dc phase error. The exact  solut ion for  the 
second order loop is  t o o   d i f f i c u l t   t o  be of i n t e re s t  fo r  t he  p re sen t  
problem and it is f e l t  t h a t  t h e  f irst  order  loop solut ion is  a reason- 
able guide for the performance of the second order loop. 
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phase lock loop performance vs n/a (total  noise t o  t o t a l   s i g n a l  power i n  if) 
limit n/a design level = 18 db 
design n/a level = I8 db 
limit Sigm (loop n/a) level = -8.7 db 
b (loop paramter )  = 71.2 rad/sec 
i f  noise bandwidth = 45000. cps 
maximm amplitude phase detector output = I .SO0 
fraction of to ta l  power i n  carrier = .50 
n/a mrgin amplitude 
ab 
strong 
carrier 
strong 
signal 
0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
I I  
12 
13 
14 
15 
16 
I7 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
db 
18 
17 
16 
I5 
14 
13 
12 
I1 
I O  
9 
8 
7 
6 
5 
4 
3 
2 
I 
0 
- I  
-2 
-3 
-4 
-5 
-6 
-7 
-8 
-9 
-10 
-I I 
-12 
V 
I .500 
1.060 
703 
,657 
.610 
- 563 
0517 
473 
,430 - 390 - 352 
.3l8 
.286 
257 
.230 
, 1 8 4  
,206 
. I 65 
. I 47 . I 31 
. I I7 
.IO4 
* 093 
.O83 
.074 
.066 
059 
.052 
,047 
,041 
,033 
.029 
037 
out f x b  
CPS 
212.4 
152.5 
103.8 
97.5 
91.1 
84.7 
78.5 
72.4 
66.6 
61. I 
55.9 
51.2 
46.8 
42.8 
39. I 
35.8 
32.7 
30.0 
27.5 
25.3 
23.3 
21.5 
19.8 
18.3 
16.9 
15.7 
14.6 
13.6 
12.6 
11.8 
11.0 
10.2 
9.6 
e r r  f3db 
CPS 
196.4 
136.6 
87.9 
81.6 
75.3 
68.9 
62.6 
56.6 
50.8 
45.4 
40.4 
35.7 
31 - 5  
27.7 
24.3 
21.2 
18.6 
16.3 
12.7 
11.3 
IO. I 
9. I 
8.2 
7.5 
6.8 
14.4 
6.3 
5-8 
5.3 
5.0 
4.6 
4.3 
4.0 
A - 12 
nbw 
CPS 
333 8 
239 - 7 
163.2 
I 53.3 
143.3 
133-3 
113.9 
123.4 
104.7 
96. I 
80. I 
80.7 
73.8 
67.6 
61.9 
56.7 
52. I 
47.9 
44. I 
40.8 
37.7 
35.0 
32.6 
30.4 
28.5 
26.8 
25.2 
23.8 
22.6 
21.5 
20.6 
19.7 
18.9 
s igm 
db 
-20.3 
-19.6 
-18.9 
-18.2 
-17.5 
-16.9 
-16.2 
-15.6 
-15.0 
- 14.4 
-13.7 
- 1  3. I 
-12.5 
-I I .9 
- I  I .3 
-10.6 
-10.0 
-9.3 
-8.7 
-8.0 
-7.3 
-6.6 
-5.9 
-5.1 
-4.4 
-3.6 
-2.9 
-2. I 
-I .3 
-.5 
-3  
Table A . 2  - 49.8 Mc  Calculated  Phase  Lock b o p  Performance 
phase lock loop prformtnce vs n/a (total noise to total signal power i n  i f )  
limit n/a design level = 21 db 
design n/a l eve l  = 21 db 
limit si- (loop ./a) l eve l  = -8.7 db 
b (loop paramter) = 35.6 rad/sec 
if noise bandwidth = 45000. cps 
r m x i n u m  amplitude phase detector output = 1.500 
fraction of total power i n  carrier = .50 
n/a  -gin amplitude 
hb 
etrong 
carrier 
strong 
s ignal 
0 
I 
2 
3 
4 
5 
6 
7 
8 
9 
IO 
I I  
12 
I3 
14 
15 
16 
I7 
18 
I9 
X) 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
db 
21 
20 
I9 
I8 
17 
16 
15 
14 
I3 
12 
I I  
IO 
9 
8 
7 
6 
5 
4 
3 
2 
I 
0 
- I  
-2 
-3 
-4 
-5 
-6 
-7 
-8 
-9 
V 
I .500 
I .060 
* 703 
657 
.610 
- 563 
-517 
.473 
.430 
.390 
* 352 
.318 
.286 - 257 
,230 
.206 . I 84 
. I 65 . I 47 
131 
.I17 
.IO4 - 093 
.083 
.074 
.066 
059 
.052 
.Ob7 
.Ob1 
037 - 033 
.029 
aut fjdb 
CPS 
148.3 
106.0 
71.6 
67.2 
62.7 
58.2 
53.8 
49.5 
45.4 
41.5 
37.9 
34.5 
31.4 
28.6 
26. I 
21.6 
19.7 
18.0 
16.4 
15. I 
12.7 
11.6 
10.7 
9.9 
9.1 
8.5 
7.8 
7.3 
6.8 
6- 3 
5.9 
23.7 
I 3.8 
err f%b 
CPS 
140.3 
98.0 
63.6 
59.2 
54.7 
50.2 
45.8 
41.5 
37.4 
33-6 
30.0 
26.6 
23.6 
20.8 
18.3 
16. I 
14.0 
12.3 
10.7 
9.3 
8.2 
7.2 
6.3 
5-6 
5.0 
4.5 
4. I 
3.7 
3.4 
3. I 
2.9 
2.7 
2.5 
A - 13 
nbw 
CPS 
233 9 0 
I 66.6 
112.6 
105.6 
98- 5 
91.5 
84.5 
77.8 
71 -3 
65-3 
59.6 
54.3 
49.5 
45. I 
41.1 
37.5 
34.2 
31.2 
28.6 
26.2 
24.0 
22.1 
20.4 
18.9 
16.3 
15.2 
14.2 
13.4 
12.6 
11.9 
11.3 
17-5 
10.8 
SfeJlla 
db 
-21 .9 
-21.2 
-20.5 
-19.2 
- 19.8 
-18.5 
-17.9 
-17.3 - 16.7 
- 16. I 
-15.5 
-14.9 
-14.3 
- 1  3-7 
-13. I 
-12.5. 
- I  I .9 
- I  1.2 
-10.6 
-10.0 
-9.3 
-8.7 
-8.0 
-7.3 
-6.6 
-5.9 
-5. I 
-4.4 
-3.6 
-2.9 
-2. I 
s i g m  tim 
rad min 
- 079 
.OW 
.Og4 
. IO1 . IO9 . I I8 
. I26 . I 36 . I45 
156 
1 6 7  
.I79 .28% 24 
.I92 . IO% 21 
.205 .I12e 18 
.220 .27* I5 
.236 . l39e I3 
.253 .137e 1 I 
.q2 .2* 09 
.293 .68k 07 
.315 306156.21 
20283.98 
1902.01 
242.58 
40.62 
8.65 
2.28 
72 
.rl 
. I  1 
05 
.03 
2 
f R  3 db f E  3 db are so lu t ions  to  the  equat ions  18 /Q I = 0.5 R C  
2 and IQE/Q,l2 = 0.5 respectively,  which are quadra t i c  i n  o) . 
A.5 - b o p  Difference Amplifier Parameters 
A difference amplif ier  with appropriate  e lements  in  i t s  feedback 
loop i s  used for the phase lock loop control network, F(s).  The ampli- 
f i e r  i s  i n  Figure A.4, which identifies the feedback elements.  
Figure A . 4  - Mop Difference Amplifier used 
for  Control  Network F ( s )  
The equations for the feedback elements are: 
r = input  resistor,  value  chosen. i n  
r - e r + 2 (ohms) s e r  AIK i n  gm 
r f b  (ohms ) 
hold i n  = K m d  Kvco 
A1 Kdc 
(CPS 1 
= Kvco K m d  (e) 
K = gain  ofthe VCO / 
vco ra:os:c 1 
K m d  
Kdc 
= the frequency multiplication following the VCO 
= closed loop dc gain of difference amplif ier  
I 
gm = open loop transconductance of difference amplifier 
Selection  of the ~- loop  difference  amplifier  parameters 
Bo and p4 are determined from Section A.4.  Kvco , Kmul , and gm 
are determined by the receiver configuration and the design of the loop 
difference amplif ier .  
The impedance level should be as small as possible with the follow- 
ir ,g  constraints : 
1. It should not load the 1 k output impedance  of the loop phase 
detector,  
2. It should not require too much s igna l  power from the difference 
amplifier,  and 
3. The capaci tors  in  the feedback loop must be an available size.  
The impedance l e v e l  w a s  es tabl ished somewhat a r b i t r a r i l y  by se t t i ng  
r = 25 k. in 
Kdc should be as la rge  as  poss ib le  to  minimize t h e  dc phase 
error.  Yet, it must be small enough tha t  the  loop  ampl i f ie r  w i l l  not 
sa tura te  due t o  dc o f f s e t  i n  t h e  f irst  s tage of the loop ampliffer  and 
dc offset  from the loop phase detector. Kdc is  chosen t o  be 20, which 
gives a 0.5 v loop  ampl i f ie r  ou tput  ( re la t ive  to  the  5 v supply), o r  
25 percent. of i t s  2 v maximum output,  for an input dc o f f s e t  of 25 mv 
( the  maximum expected). 
Table A.3 shows t h e  423.3 Mc channel loop difference amplifier 
parameters. Values are shown for  des ign  leve ls  of N'/A from 3 t o  30 db. 
Table A.4 shows t h e  49.8 Mc loop difference amplifier parameters. 
1 1  
- Derivation - . - - .. of the  loop  difference  amplifier  parameters 
The nr,Cie equations were writ ten for the feedback amplifier.  Negli- 
g ib le  quant i t ies  were determined by inser t ing  ac tua l  va lues  for  the  
amplifier and typical values for the feedback elements. After 
simplification, the elements of the amplifier transfer function were 
ident i f ied  wi th  the  cont ro l  network, F(s).  The zero, the high fre- 
quency gain, and t h e  dc gain of the amplifier transfer function and 
F( s ) were made equal. 
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Table A . 3  
423.30 mc chmnel loop amplifier paramtcrs vs design level n/a (total noise to total signal p e r  i n  i f )  
limit signa leve l  = -8.7 db 
tine t o  loss of I cycle approx = 10 hrs 
if noise bandwidth = 45000. cps 
m ~ x i r m m  amplitude phase detector output = 1.500 v 
fraction  of  total power in  carrier = .5O 
loop  gain without amplifier = 96132. rad/sec-volt 
amulifier dc gain = 20.0 - 
vco  gain = 900.0 cps/v 
vco x nultiplier gain = 
n/a amplitude 
db 
3 
4 
5 
6 
7 
8 
9 
I O  
I I  
12 
I3 
14 
I5 
15 
17 
18 
I9 
20 
21 
22 
23 
24 
25 
26 
rl 
28 
29 
30 
V 
- 563 
-517 
.473 
.4jo 
.390 
- 352 
.318 
.286 
.257 
.2jo 
.206 
.I84 
. I 65 
. I 47 
.131 
. I17 
. I04 
.093 
.OB3 
.074 
.066 
.059 
.052 
.Ob7 
.Ob1 
.037 
- 033 
.029 
hold in  
CPS 
30600. 
30600. 
30600. 
30600. 
30600. 
30600. 
30600. 
30600. 
9600. 
30600. 
30600. 
30600. 
30600. 
30600. 
30600. 
30600. 
9600.  
2855 I . 
25555. 
22791 * 
x)323* 
18120. 
161 54. 
14401. 
128%. 
I 1443. 
10200. 
9092. 
15300. cps/v 
b 
rad/sec 
2252.4 
1789.2 
1421.2 
1128.9 
896.7 
712.2 
565.7 
449.4 
356.9 
283.5 
225.2 
178.9 
142. I 
112.8 
89.6 
71.2 
56.5 
44.9 
35-6 
28.3 
22.5 
17.8 
14.2 
11.2 
8.9 
7. I 
5.6 
4.4 
nbw 
CPS 
1194.6 
948.9 
753.7 
598.7 
475.5 
377.7 
390.0 
238.3 
189.3 
150.3 
119.4 
94.8 
75.3 
59.8 
47.5 
37.7 
30.0 
23.8 
18.9 
15.0 
11.9 
9.4 
7.5 
5.9 
4.7 
3.7 
3-0 
2.3 
out fjdb 
CPS 
737.8 
566.0 
465.5 
369.8 
293.7 
233.3 
185.3 
147.2 
I 15.9 
92.8 
73.7 
58.6 
46.5 
36.9 
29.3 
23.3 
18.5 
14.7 
11.6 
9.2 
7.3 
5.8 
4.6 
3.6 
2.9 
2- 3 
I .8 
1.4 
err  fYb 
CPS 
358.4 
284.7 
226. I 
179.6 
142.7 
113.3 
go. 0 
71 -5  
56.8 
45. I 
35.8 
2a. 4 
.22.6 
17.9 
14.2 
I I .3 
9.0 
7.1 
5.6 
4.5 
3.5 
2.8 
2.2 
1.7 
I .4 
1 . 1  
.9 
.7 
r i n  
kohm 
21.361 
31 .OW 
x). 469 
29.524 
19.850 
28.452 
40.656 
18.163 
25.850 
25.048 
35.554 
19.807 
28.056 
39.743 
25.250 
24.759 
35.018 
27.007 
55. I 8 0  
53.965 
76.266 
107.772 
152.281 
215.158 
~ 3 . 9 a 1  
429.453 
606.697 
557.069 
rser 
kohm 
I .258 
1.593 
-917 
1.151 
.684 
.858 
I .076 
.432 
.541 
.466 
.584 
* 295 
.3m 
.460 
.276 
233 
.291 
.204 
253 
-315 
.393 
.492 
.616 
-772 
. 9 a  
1.216 8589.078 
1.527  12133.947 
1.920  17141.395 
2( cser) 
microf 
1 .om 
I .om 
2.200 
2.200 
4.700 
4.700 
4.700 
15.000 
15.030 
22.030 
22.003 
56.003 
55.000 
56.000 
I 20.000 
I 80.000 
180.mo 
330.000 
330.000 
330.000 
330.000 
330.000 
330.000 
330.000 
330.000 
330.000 
330 .000 
330.000 
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Table A.4 
49.80 mc channel loop amplifier paramters vs design level n/a (total  noise  to  total  m i &  power i n   i f )  
l imit  s i g n  l eve l  = -8.7 db 
time to  lo s s  o f  I cycle approx = 10 hra 
nuximm amplitude phase detector outplt = 1.500 v 
if noise bandvidth = 45000. cps 
fraction of total power in carrier = .5O 
loop  gain  vithcut MIplifier = 5654. rad/sec-volt 
smplifier dc gain = 20.0 
vco  gain = 930.0 cps/v 
vco x nultiplier gain = 900. cps/v 
n/a amplitude 
db 
3 
4 
5 
6 
7 
8 
9 
10 
I I  
12 
13 
14 
15 
16 
17 
I8 
I9 
20 
21 
22 
23 
24 
25 
26 
rl 
28 
29 
30 
V 
563 
-517 
.473 
.430 
.390 
352 
.318 
.286 
257 
. 2 9  
.206 
. I84 
. I 65 
. I 47 
. I31 
. I17 
. I04 
.O93 
.083 
.074 
.066 
059 
.OS2 
.Ob7 
.Ob1 
- 037 
033 
.029 
hold in 
CPS 
1 8 0 0 .  
1800. 
1 8 0 0 .  
1 8 0 0 .  
1 8 0 0 .  
1800. 
1 8 0 0 .  
1 800. 
1 8 0 0 .  
1 8 0 0 .  
1800. 
1800. 
1800. 
I B O O .  
1 8 0 0 .  
1800. 
1 8 0 0 .  
1685. 
1 503. 
1340. 
1195. 
1065. 
950. 
847. 
755. 
673. 
600. 
534. 
rad/SeC 
b 
2252.4 
1789.2 
1421.2 
1128.9 
896.7 
712.2 
565.7 
449.4 
356.9 
283 * 5 
225.2 
178.9 
142. I 
112.8 
89.6 
71.2 
56- 5 
44.9 
35.6 
28.3 
22.5 
17.8 
14.2 
11.2 
8.9 
7. I 
5.6 
4.4 
nbv 
CPS 
1194.6 
948.9 
753.7 
598.7 
475.5 
377.7 
300.0 
2%. 3 
189.3 
150.3 
119.4 
94.8 
75.3 
59.8 
47.5 
37.7 
30.0 
23.8 
18.9 
15.0 
11.9 
9.4 
7.5 
5.9 
4.7 
3.7 
3.0 
2-3  
out C d b  f3db 
CPS 
737 - 8 
586.0 
465.5 
369 * 8 
293.7 
233.3 
185.3 
147.2 
116.9 
92.8 
73.7 
58.6 
46.5 
36.9 
29.3 
23.3 
18.5 
14.7 
11.6 
9.2 
7.3 
5.8 
4.6 
3 -6  
2.9 
2- 3 
I .8 
I .4 
CPS 
358.4 
204.7 
226. I 
179.6 
142.7 
113.3 
90.0 
71 -5 
56.8 
45. I 
35 -8 
28.4 
22.6 
17.9 
14.2 
11.3 
9.0 
7.1 
5.6 
4.5 
3.5 
2.8 
2.2 
I .7 
I .4 
1 . 1  
.9 
.7 
r i n  
kohm 
2.673 
3.891 
5 636 
8. I29 
I I .682 
16.737 
23.915 
34.098 
22.809 
32.415 
20.914 
29.658 
19.671 
27.855 
39.425 
17.477 
24.718 
2 3 - 8 9  
3 3 . a  
18.706 
26.436 
37  358 
24.633 
23.203 
32.782 
25.261 
35.6% 
50.415 
raer 
kohm 
2.m 
3.376 
4.247 
5.343 
6.723 
8.460 
10.647 
13.401 
7.935 
9.986 
5.720 
7.197 
4.247 
5.343 
6.723 
2.660 
3.345 
2.873 
3.614 
I .794 
2.255 
2.835 
1 . 6 7 1  
.405 
- 765 
.216 
kohm 
rib 
53.469 
77.822 
I 12.723 
162.586 
233.653 
334.740 
478.310 
681.970 
456.184 
648.94 
418.288 
593.162 
393.420 
557.110 
788.510 
349.545 
494- 372 
476.606 
673.765 
374. I28 
528.79 
747 - I63 
492.676 
464.061 
655 * 645 
505 - 239 
713.761 
2(cser) 
microf 
.470 
.470 
.470 
.470 
.470 
.470 
.470 
.470 
1 .000 
I .om 
2.203 
2.200 
4.700 
4.700 
4.700 
15.000 
15.000 
22.000 
22.000 
56.000 
56.000 
56. OOO 
1 2 0 . O O O  
1 8 0 . o o O  
1 8 0 . O O O  
330. 
330. OOO 
A - 17 
A.6 - Comparison of Measured and Calculated Phase Lock Loop Performance 
Figure A.5 shows t h e  carrier amplitude vs. RF car r ie r  input .  The 
most important feature of t h i s  F i g u r e  i s  t h e  l e v e l  of t h e  c a r r i e r  ampli- 
t ude  (ve r t i ca l  s ca l e )  a t  which 1 cycle per minute i s  skipped i n   t h e  
phase lock loop. For zero (or 0.1 v)  loop stress, t h e  measured l e v e l  
i s  3 db h igher  than  the  ca lcu la ted  leve l  f o r  t h e  423.3 Mc channel. 
The measured l e v e l  i s  4.5 db higher  than calculated for  the 49.8 Mc 
channel. As expected, an even higher carrier amplitude is  required i f  
t he re  i s  loop s t ress .  It i s  reasonable t o  expect  the loop s t ress  t o  be 
as la rge  as 0.5 v. 
The horizontal displacement between measured and calculated curves 
i s  probably due to  e r ror  in  the  input  ampl i tude ,  o r  e r r o r  i n  t h e  mea- 
surement of noise figure. 
The RF car r ie r  input  i s  the  car r ie r  leve l  a lone .  If t h e  c a r r i e r  
i s  being modulated with 50 percent  of  the  to ta l  power i n   t h e  sidebands, 
t h e  t o t a l  power would have t o  be 3 db la rger  than  tha t  ind ica ted  for 
carr ier  a lone.  Also, the carr ier  ampli tude would  be asymptotic t o  
1.06 v instead of 1.3 v. 
Figure A.6 allows comparison of t h e  measured and calculated phase 
e r ro r  3 db bandwidth. The most s ign i f icant  fea ture  i s  t h a t  t h e  mea- 
sured phase error bandwidth for t h e  49.8 Mc channel i s  30 percent 
narrower than calculated, yet it performs worse than calculated for the  
423.3 Mc channel i n  terms of t h e  l e v e l  a t  which it loses  1 cycle per minute. 
The loop error  3 db bandwidth was measured because it only re- 
quired measurement of the output of the loop phase detector.  Measure- 
ment of t he  phase lock loop output would be the  next  s tep  in  the  inves t i -  
gation of  the discrepancies, but it requires  development of addi t ional  
c i r cu i t ry .  The loop  er ror  3 db bandwidth i s  a function of t h e  c a r r i e r  
amplitude only, so i t s  performance i s  t h e  same whether or  no t  the  
approximately 8 kc modulation i s  present. Modulation was not present 
fo r   t hese  measurements. 
A.7 - Select ion of Transmitter Frequencies 
The frequencies of t h e  two transmitted signals should be separated 
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Figure A. 3 - Carrier Amplitude vs. RF Carrier Input 
The leve l  a t  which loss of lock  occurs i s  shown as a function of loop stress. 
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Figure A.6 - Phase Error 3 db Bandwidth vs. Carr ier  Amplitude 
A - 20 
- . . . .. . . .. . . . . .. . . . . . . . . . . .. - 
2 
by at; least a factor  of  2 and r e l a t ed  by some r a t i o n a l  number. The 
lower frequency should be low enough t o  be a f fec ted  by the interplane-  
tary electrons,  but not so  low tha t  the  approximat ion  to  the  re f rac t ive  
index of the ear th 's  ionosphere i s  not valid. Other considerations 
were that the lower frequency antenna on the spacecraft should be as 
small as possible;  and that  cer ta in  nign power t ransmi t te rs  were ava i l -  
able. 
Tie lower frequency was cnosen t o  be 49.8 Mc because it w a s  i n  
%ne center of an authorized government band, 49.6 t o  50.0 Mc, i n  which 
t h e  400 kw t ransmi t te r  i s  l icensed by AFUX as a space radar. The higher 
frequency was chosen t o  be l7/2 times t h e  lower, o r  423.3 Mc, because 
it. allows easy multiplication (by 2 ' s  and 3's) t o  obtain the l o c a l  
osci l la tor  f requency in  the receiver ,  and was the  f irst  of several  
possible frequencies t o  be authorized. 
A.8 - Selection of t he  Modulation Frequencies 
For adequate resolution of group pathg a high modulation frequency 
sh0ul.d be used. The s i g n a l  t o  n c i s e  r a t i o  a t  the loop phase detector 
should not, be lrxer than -20 t o  -30 db fo r  s a t i s f ac to ry  phase detector 
and  phase lock loop operation. This requirement i s  s a t i s f i e d  a t  t h e  
maximum range by l imi t ing  the  I F  bandwidth, which i n   t u r n  limits t h e  
modu1ati.m frequency. The phase  can be control led only over  the center  
two t h i r d s  of a c rys t a l  f i l t e r ' s  3 db bandwidth. A 40 kc 3 db bandwidth 
f i l t e r  just, about gives -20 db s i g n a l  t o  n o i s e  r a t i o  a t  t h e  phase detec- 
to r .  The maximum modulation frequency with t h i s  f i l t e r i s  about 12 kc. 
Two mod-dation frequencies are used to  resolve mult iple  cycle  
ambiguities up t o  about 8 cycles of 8.692 kc. The two modulation fre- 
quencies, 7.692 and 8.692 kc, are located symmetrically about 8.192 kc, 
a clock frequency available from the spacecraft. This symmetrical 
location about the clock frequency allows the phase of either moddation 
frequency t o  be measured without switching in   t he   r ece ive r .  
A t  t h e  0.5 AU range, an error of 2 percent of one cycle corres- 
6 ponds t o  a1= electzon density of 0.6 x 10 electrons/m ; and 8 cycles of 3 
A - 21 
6 8.692 kc corresponds to  an electron density of 230 x 10 electrons/m . 
A density of 10 x 10 electrons/m is anticipated. 
3 
6 3 
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APPENDIX B 
DATA SYSTEM 
B . l  - Spacecraft Data Handling and Signals 
Telemetry Word 
A telemetry word i n   t h e  data handling sub-system consists of 6 
b inary  b i t s  and one odd pa r i ty   b i t   f o r   e r ro r   de t ec t ion   excep t   fo r  a 
l imited number of words i n  which t h e   p a r i t y   b i t   h a s  been omitted. 
Spacecraft generated words w i l l  be transmitted with the most s ign i f icant  
b i t  first. 
B i t  Rates 
The data handling sub-system w i l l  be capable of processing scien- 
t i f i c  and engineer ing data  ( including the par i ty  bi t )  a t  the following 
r a t e s  : 
512 b i t s  pe r  second 
256 b i t s  pe r  second 
64 b i t s  per  second 
16 b i t s  pe r  second 
8 b i t s  pe r  second 
Frame 
The data handling sub-system w i l l  assemble information from t he  
i.nst.r-ments into frames composed of a ser ies  of  32 d i g i t a l  words. 
Format and Word Assignments 
The words i n  a frame are  ass igned in  several  formats .  The first 
word i n  a frame i s  numbered 1. The formats were organized foy specific 
purposes and are selected by ground command for  par t icu lar  spacecraf t  
ope-ational modes. 
Format A,  Format B 
These are t h e  two main formats for scientific information. Scien- 
t i f i c  information i s  i n  d i g i t a l  form. See Figure B.l for the layout of 
t h e  fcrmat. 
Format C 
Primarily for spacecraft  analog or digital engineering information, 
I 
1 
FRAME 
SYNC 
1 5  
i 
13 
17 
FRAME 
SYNC. 
COMPLIMEN!r 
! 21 
! 
29 
2 
MODE 
mm. 
6 
10 
14 
SUBCO". 
IDENT 
22 
26 
30 
3 
SClENTIFIC  
SUBCO". 
7 
11 
19 
ENG IXEERIN( 
SUBCO". 
23 
27 
3 1  
4 
8 
12 
16 
20 
24 
I I " 
28 
32 
Figure B. 1 - Form  of  the  Main  Frame  Format  for  Formats A, B, and D 
The  words  which  are  the  same  in  these  three  formats  are  specified, 
and  the  words  which  are  different  are only numbered. 
B -  2 
and usually subcommutated i n t o  word No. 19 of Format A, B or D; t h i s  
fcrmat i s  64 words long. 
Format D 
This format is used infrequently and when used, then only for  a 
short  time. All the blank words i n  Figure B. l  are analog words connected 
t o  one l ine ,  ca l led  Format D, provided to  the  S tan fo rd  experiment. When 
t h i s  format i s  used, the information i s  simultaneously transmitted, and 
s tored In a 68 frame memory. Storage stops when t h e  memory is  f i l l e d ,  
and the  da t a  system then reverts  to  t ransmit t ing a t  16 bps i n  Format B. 
Format E 
This format i s  16 words long and i s  used for analog and digital  
r 
scient i f ie  information and i s  subcommutated in to  word No. 3 of formats 
A, By and D. 
The var ious s ignals  are described in Table 2.1. The r e l a t i v e  
timing of some of the  s igna ls  i s  shown i n  Figure B.2. 
B.2 - Division of Subcommutation 
The Stanford experiment i s  assigned 4 analag words i n   t h e  3.6 word 
s c i e n t i f i c  subcom, nearly evenly spaced i n  time. There are 5 analog 
q u a n t i t i e s  t o  p u t  on these  4 analog words. One i s  data: t h e  modula- 
t i o n  phase. The other  4 are operational  information:  carrier  amplitude 
and locp stress for both channels. The subcomutator control i s  a 
simple one stage counter i f  the operational information i s  subcommutated 
onto just 2 s c i e n t i f i c  subcom words. Tne  subcommu-Lation i s  arranged t o  
give information al-Lernately about each channel, approximately evenly 
spaced i n  time, i n  this  order:  49.8 Mc carrier amplitude (word No. 2), 
423.3 Mc carrier amplitude (word No.ll), 49.8 Mc loop stress (word 
No. 2 ):, 423.3 Mc loop stress (word No. ll), repeat.  Both c a r r i e r  ampli- 
tude and loop stress can be used t o  i n d i c a t e  loss of lock. 
Words No. 7 and 15 i n  t h e  s c i e n t i f i c  subcom are l e f t  f o r  t h e  
modulation phase, and are evenly spaced i n  time. The sampling rate i s  
much higher than needed for the slowly varying modulation phase. 
FRAME RATE 
SUB-FRAME RATES 
WORD RATE I 
BIT  SHIFT I I I I I I  I 1 1 1 1  
T 6  T7 T1 T 2  T3  T4 T5 T 6  T7 T1 T2 T3  T4  T5 T 6  T7 T1 T 2  T3 
I I "  
 WORD GATE FOR I 
SINGLE WORD GATE  SINGLE WORD ASSIGNMENT 
MULTIPLE WORD GATE 1ST WORD 1-1 
WORD GATE FOR TWO CONSECUTIVE 
WORDS FROM SAME INSTRUMENT. 
TIMING DIAGRAM 
WORD GATE 5 
WORD RATE n -I 
EXPANDED TIMING DIAGRAM 
Figure B.2 - Timing Signal Relationships 
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NON-MAGNETIC  OMPONENTS 
The  presence  of  a  sensitive  magnetometer  aboard  the  spacecraft  made 
it  necessary  to  reduce  the  magnetic  field  of  everything  aboard  the  space- 
craft.  Individual  experiments  are  required  to  have  a  magnetic  field 
less  than 2 gamma, 0 -pk, (1 gamma = gauss or lo-’ webers  per m ) 
at  a  distance  of 3 ft  after  exposure to a  magnetizing  field  of 25 
oersted (2 x 10 amp-turn  per m). The  magnetic  field  of  a  magnetic 
dipole  is  proportional  to r . 
2 
3 
-3 
The  magnetic  field  of  the  completed  Stanford  receiver  was 1 gamma 
measured  under  the  above  conditions. 
A Hewlett  Packard 428B clip-on  dc  ammeter  wit,h  it.s  3529A  magneto- 
meter  probe  was  used  to  measure  the  retentivity  (retained B f el )  of 
all  prospective  components. All components  used  in  production  were 
also  measured,  because  the  manufacturer  sometimes  changes  the  materials 
without  warning.  They  are a l s o  checked  because  special  non-magnetic 
components  look  just  like  their  magnetic  counter  parts,  and  th.5  manu- 
facturer  sometimes  accidentally  substitutes  the  magnetic  component.. 
The  magnetometer  is  sensitive  to  changes  of 1 gamma  and  indicates 
100 gamma  full  scale  on  the  most  sensitive  range.  The  probe  is  mounted 
in a  horizontal  plane,  and  rotated  until  its  axis  is  normal  to  the 
local B field.  Cars  passing  by,machines  operating  in  the  area,  watches, 
and  pockets  full  of  keys  cause  the  reading  to  fluctuate.  Operation  in 
a  small  cubicle  made  of  transformer  iron  considerably  reduced  the  fluc- 
tuations.  Components  were  demagnetized  first,  to  remove  any  previous 
strong  magnetization,  then  tumbled  in  a  magentizing  field  of 25 oersted. 
The  peak  to  peak  retentivity  of  the  compnnent  was  measured  at  a  distance 
of 3 inches  between  the  center  of  the  component  and  the  magnetometer 
probe.  Standardization  of  the  magnetizing  field  and  measurement  dis- 
tance  made  comparison  possible. An arbitrary  limit  of 12 - 14 gamma  pp, 
below  which  components  were  acceptable  was  set.  Above  this  limit,  th.e 
non-availability  of  a  substitute  and  the  quantity  used determimd 
c - 1  
acceptabi l i ty .  
Kovar (29 percent nickel, 54 percent iron), which is  used i n  
metal-to-glass seals f o r  i t s  equal thermal expansion, w a s  t h e  major 
offender. It i s  a l so  used  fo r  t he  l eads  of many components because it 
can be both welded and soldered. I ts  shape dramatically affects i t s  
r e t en t iv i ty .  Long thin needle shapes,  l ike wire leads, are t h e  most 
retentive shape as would  be expected. Alloy 180 (nickel-copper) was 
subst i tuted  for   the  nickel- i ron  wire   usual ly   used  in   the welded modules. 
Where possible, ferr i te  cores were used instead of the more mag- 
ne5ic powdered iron. These magnetic components  were selected from a 
group for those with minimum magnetism. Fer r i te ,  however, i s  more 
temperature sensitive than powdered iron. 
TO-18 t r a n s i s t o r s  were made with non-magnetic n icke l -s i lver   ha ts  
a t  the   t r ans i s to r   f ac to ry  on a special  order (TI, Fairchild,  and Motorola). 
However, t h e  t r a n s i s t o r  leads are s t i l l  kovar, and had t o  be c l ipped  to  
t h e i r  maximum usable length (0.12 in) before magnetic testing. Micro 
Semiconductor made diodes with special non-magnetic leads welded t o  %he 
very short kovar ribbon which makes the hermetic seal t o  t h e  g l a s s .  A s  
a favor, and with the prospect of business with the other experimenters, 
Kemet made 200 of each s ize  tantalum capaci tor  that  was needed, subst i -  
t u t ing  non-magnetic Alloy 180 for the normally used kovar leads. The 
200 un i t s  were necessary t o  be able t o   s t a t i s t i c a l l y  measure t h e i r  
r e l i a b i l i t y   w i t h i n  a reasonable time. 
Goodall specially manufactured hermetically sealed mylar capaci- 
t o r s  which used copper cases and copper leads. Their standard hermeti- 
ca l ly  sea led  l ine  is magnetic.  Small mica capacitors, type MCM, which 
would f i t  into the space designed for the magnetic Corning glass capa- 
c i tors ,  were made by General Instrument. JFD designed a spec ia l  trimmer 
capacitor which i s  non-magnetic and has satisfactory temperature charac- 
te r i s t ics .   Thei r   s tandard  model used  invar  (nickel and i ron) .   Crystals  
from Hughes f o r  frequency control and f o r  f i l t e rs  were put i n  a hermetic 
aluminum can by Monitor. 
Items which are non-magnetic without a special  order are metal 
f i l m  resistors (Electra),  carbon composition resistors (Allen-Bradley, 
c - 2  
but  with solder  coated leads instead of  t in  dipped) ,  high rel iabi l i ty  
ceramic capacitors (.kerovox), and feed-through capacitors (Erie: 
Fi l tercon) .  
Minimum magnetic construction practices 
Transis tor  leads were trimmed t o  0.10 i n  and mounted f l a t  ( w i t h  
a l i t t l e  s p a c e )  on the  p r in t ed  c i r cu i t  board. The leads were not bent 
over thus minimizing the lead length. Where longer  t ransis tor  leads 
were necessary, a n  Alloy 180 wire,  f lattened at  t h e  weld, was welded 
t o  the lead. 
Components with magnetic p a r t s  were placed so t h e  magnetic pieces 
were not  l ined up to  g ive  a long thin shape. The T I  in tegra ted  c i rcu i t s  
have kovar cases. Five T I  c i r c u i t s  i n  a stack have about the same mag- 
n r t , i c  f i e ld  as a single circuit, probably because the stack resembles 
a sphere. 
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APPENDIX D 
PAINTS, ADHESIVES, AND FOAMS 
Cat-a-lac top coat f la t  black 463-1-8 (2 par t s ) ,  and Cat-a-lac reducer 
TL-26 (cleaner)(Finch Paint and Chemical Company) 
Th i s  mater ia l  i s  used on the  outs ide  of  the  rece iver  to  obta in  an  
emmisivity of greater than 0.72, so t h a t  a l l  tine packages i n  the space- 
c r a f t  vi11 be near ly  the same temperature. 
828 Epoxy (Shel l )  and Hardener FSvrja (Thiokol), equal parts by weight 
This i s  used t o  bond components t o  the  chass i s .  T h i s  f l ex ib l e  
bonding material  allows flexure of t h e  board (or  chassis)  without  
breaking the bond. Rigid adhesives shear from the board or from the 
component when the board is flexed. The f l e x i b i l i t y  of t .his material  
i s  a function of the amount of hardener added. 
Polyurethane coat F 3 U  (Rnerson and Cuming) 
The printed circuit  boards are coated on both sides wit.h t h i s  
alcohol soluble polyurethane coating for protection from moisture, and 
from the  ca t a lys t  (a secondary amine) used i n  t h e  polTJurethane foam, 
If t h e  c a t a l y s t  f o r  t h e  foam i s  not thoroughly mixed with the resin,  it 
reac ts   wi th   the   copper   o f   the   p r in ted   c i rcu i t s   to  fonn a highly conduc- 
t ive green substance.  
Eccofoam F? and ca t a lys t  12-2 r i g i d  polyurethane foam (Emerson a.nd Cuming) 
Tile printed circuit  boards are supported i n  t h i s  2 poundjcu f t  foam. 
The  foam is  formed over  the components s ide  of t he  p r in t ed  c i r cu i t  i n  a 
mold at room temperature. It i s  lef t  undis turbed for  at  l e a s t  2 hours 
t o  keep it from collapsing. The next day, t h e  foam i s  c u t  t o  s i z e  wi th  
a band saw. This foam w i l l  d issolve in  acetone,  or so f t en  in  e thy l  
d c o h o l .  
S i l a s t i c  FPJ 891 adhesive (Dov Corning) 
This material  i s  squir ted into the apertures  of  pot  cores ,  but  
n o t   f i l l i n g   t h e  whole void inside, t o  secure the leads and the bobbin. 
D - 1  
" Qk7A M a x  cement. Eriamel (Communication Products Company) 
Used by STL t o  hold t h e  windings of the c o i l s  i n  p l ace .  
Ecc.ob3nd 55 and ca t a lys t  no. 9 (Emerson and Cuming) 
TJsed t o  s e c u r e  s h i n l e s s  s t e e l  st,uds i n  t h e  magnesium covers and 
frames. 
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